cosmopolitan/third_party/intel/avx5124vnniwintrin.internal.h

70 lines
3 KiB
C
Raw Normal View History

2023-04-27 02:56:41 -07:00
#if !defined _IMMINTRIN_H_INCLUDED
#error \
"Never use <avx5124vnniwintrin.h> directly; include <x86intrin.h> instead."
#endif
#ifndef _AVX5124VNNIWINTRIN_H_INCLUDED
#define _AVX5124VNNIWINTRIN_H_INCLUDED
#ifndef __AVX5124VNNIW__
#pragma GCC push_options
#pragma GCC target("avx5124vnniw")
#define __DISABLE_AVX5124VNNIW__
#endif /* __AVX5124VNNIW__ */
2023-05-15 23:11:47 -07:00
__funline __m512i _mm512_4dpwssd_epi32(__m512i __A, __m512i __B, __m512i __C,
__m512i __D, __m512i __E, __m128i *__F) {
2023-04-27 02:56:41 -07:00
return (__m512i)__builtin_ia32_vp4dpwssd((__v16si)__B, (__v16si)__C,
(__v16si)__D, (__v16si)__E,
(__v16si)__A, (const __v4si *)__F);
}
2023-05-15 23:11:47 -07:00
__funline __m512i _mm512_mask_4dpwssd_epi32(__m512i __A, __mmask16 __U,
__m512i __B, __m512i __C, __m512i __D,
__m512i __E, __m128i *__F) {
2023-04-27 02:56:41 -07:00
return (__m512i)__builtin_ia32_vp4dpwssd_mask(
(__v16si)__B, (__v16si)__C, (__v16si)__D, (__v16si)__E, (__v16si)__A,
(const __v4si *)__F, (__v16si)__A, (__mmask16)__U);
}
2023-05-15 23:11:47 -07:00
__funline __m512i _mm512_maskz_4dpwssd_epi32(__mmask16 __U, __m512i __A,
__m512i __B, __m512i __C,
__m512i __D, __m512i __E,
__m128i *__F) {
2023-04-27 02:56:41 -07:00
return (__m512i)__builtin_ia32_vp4dpwssd_mask(
(__v16si)__B, (__v16si)__C, (__v16si)__D, (__v16si)__E, (__v16si)__A,
(const __v4si *)__F, (__v16si)_mm512_setzero_ps(), (__mmask16)__U);
}
2023-05-15 23:11:47 -07:00
__funline __m512i _mm512_4dpwssds_epi32(__m512i __A, __m512i __B, __m512i __C,
__m512i __D, __m512i __E, __m128i *__F) {
2023-04-27 02:56:41 -07:00
return (__m512i)__builtin_ia32_vp4dpwssds((__v16si)__B, (__v16si)__C,
(__v16si)__D, (__v16si)__E,
(__v16si)__A, (const __v4si *)__F);
}
2023-05-15 23:11:47 -07:00
__funline __m512i _mm512_mask_4dpwssds_epi32(__m512i __A, __mmask16 __U,
__m512i __B, __m512i __C,
__m512i __D, __m512i __E,
__m128i *__F) {
2023-04-27 02:56:41 -07:00
return (__m512i)__builtin_ia32_vp4dpwssds_mask(
(__v16si)__B, (__v16si)__C, (__v16si)__D, (__v16si)__E, (__v16si)__A,
(const __v4si *)__F, (__v16si)__A, (__mmask16)__U);
}
2023-05-15 23:11:47 -07:00
__funline __m512i _mm512_maskz_4dpwssds_epi32(__mmask16 __U, __m512i __A,
__m512i __B, __m512i __C,
__m512i __D, __m512i __E,
__m128i *__F) {
2023-04-27 02:56:41 -07:00
return (__m512i)__builtin_ia32_vp4dpwssds_mask(
(__v16si)__B, (__v16si)__C, (__v16si)__D, (__v16si)__E, (__v16si)__A,
(const __v4si *)__F, (__v16si)_mm512_setzero_ps(), (__mmask16)__U);
}
#ifdef __DISABLE_AVX5124VNNIW__
#undef __DISABLE_AVX5124VNNIW__
#pragma GCC pop_options
#endif /* __DISABLE_AVX5124VNNIW__ */
#endif /* _AVX5124VNNIWINTRIN_H_INCLUDED */