2012-11-06 06:09:04 +00:00
|
|
|
/*
|
|
|
|
* Samsung's Exynos4x12 SoCs device tree source
|
|
|
|
*
|
|
|
|
* Copyright (c) 2012 Samsung Electronics Co., Ltd.
|
|
|
|
* http://www.samsung.com
|
|
|
|
*
|
|
|
|
* Samsung's Exynos4x12 SoCs device nodes are listed in this file. Exynos4x12
|
|
|
|
* based board files can include this file and provide values for board specfic
|
|
|
|
* bindings.
|
|
|
|
*
|
|
|
|
* Note: This file does not include device nodes for all the controllers in
|
|
|
|
* Exynos4x12 SoC. As device tree coverage for Exynos4x12 increases, additional
|
|
|
|
* nodes can be added to this file.
|
|
|
|
*
|
|
|
|
* This program is free software; you can redistribute it and/or modify
|
|
|
|
* it under the terms of the GNU General Public License version 2 as
|
|
|
|
* published by the Free Software Foundation.
|
|
|
|
*/
|
|
|
|
|
2013-06-17 15:02:08 +00:00
|
|
|
#include "exynos4.dtsi"
|
|
|
|
#include "exynos4x12-pinctrl.dtsi"
|
2012-11-06 06:09:04 +00:00
|
|
|
|
|
|
|
/ {
|
2012-11-06 23:50:40 +00:00
|
|
|
aliases {
|
|
|
|
pinctrl0 = &pinctrl_0;
|
|
|
|
pinctrl1 = &pinctrl_1;
|
|
|
|
pinctrl2 = &pinctrl_2;
|
|
|
|
pinctrl3 = &pinctrl_3;
|
2013-08-05 17:49:44 +00:00
|
|
|
fimc-lite0 = &fimc_lite_0;
|
|
|
|
fimc-lite1 = &fimc_lite_1;
|
2013-12-20 22:37:30 +00:00
|
|
|
mshc0 = &mshc_0;
|
2012-11-06 23:50:40 +00:00
|
|
|
};
|
|
|
|
|
2014-05-12 22:13:44 +00:00
|
|
|
sysram@02020000 {
|
|
|
|
compatible = "mmio-sram";
|
|
|
|
reg = <0x02020000 0x40000>;
|
|
|
|
#address-cells = <1>;
|
|
|
|
#size-cells = <1>;
|
|
|
|
ranges = <0 0x02020000 0x40000>;
|
|
|
|
|
|
|
|
smp-sysram@0 {
|
|
|
|
compatible = "samsung,exynos4210-sysram";
|
|
|
|
reg = <0x0 0x1000>;
|
|
|
|
};
|
|
|
|
|
|
|
|
smp-sysram@2f000 {
|
|
|
|
compatible = "samsung,exynos4210-sysram-ns";
|
|
|
|
reg = <0x2f000 0x1000>;
|
|
|
|
};
|
|
|
|
};
|
|
|
|
|
2013-08-05 17:49:44 +00:00
|
|
|
pd_isp: isp-power-domain@10023CA0 {
|
|
|
|
compatible = "samsung,exynos4210-pd";
|
|
|
|
reg = <0x10023CA0 0x20>;
|
2012-11-06 23:50:40 +00:00
|
|
|
};
|
|
|
|
|
2013-08-05 18:04:51 +00:00
|
|
|
clock: clock-controller@10030000 {
|
2013-03-09 08:11:33 +00:00
|
|
|
compatible = "samsung,exynos4412-clock";
|
|
|
|
reg = <0x10030000 0x20000>;
|
|
|
|
#clock-cells = <1>;
|
|
|
|
};
|
|
|
|
|
2013-12-18 18:17:43 +00:00
|
|
|
mct@10050000 {
|
|
|
|
compatible = "samsung,exynos4412-mct";
|
|
|
|
reg = <0x10050000 0x800>;
|
|
|
|
interrupt-parent = <&mct_map>;
|
2013-12-18 18:17:49 +00:00
|
|
|
interrupts = <0>, <1>, <2>, <3>, <4>;
|
2014-02-26 00:53:30 +00:00
|
|
|
clocks = <&clock CLK_FIN_PLL>, <&clock CLK_MCT>;
|
2013-12-18 18:17:43 +00:00
|
|
|
clock-names = "fin_pll", "mct";
|
|
|
|
|
|
|
|
mct_map: mct-map {
|
2013-12-18 18:17:49 +00:00
|
|
|
#interrupt-cells = <1>;
|
2013-12-18 18:17:43 +00:00
|
|
|
#address-cells = <0>;
|
|
|
|
#size-cells = <0>;
|
2013-12-18 18:17:49 +00:00
|
|
|
interrupt-map = <0 &gic 0 57 0>,
|
|
|
|
<1 &combiner 12 5>,
|
|
|
|
<2 &combiner 12 6>,
|
|
|
|
<3 &combiner 12 7>,
|
|
|
|
<4 &gic 1 12 0>;
|
2013-12-18 18:17:43 +00:00
|
|
|
};
|
|
|
|
};
|
|
|
|
|
2014-03-17 21:25:59 +00:00
|
|
|
combiner: interrupt-controller@10440000 {
|
|
|
|
interrupts = <0 0 0>, <0 1 0>, <0 2 0>, <0 3 0>,
|
|
|
|
<0 4 0>, <0 5 0>, <0 6 0>, <0 7 0>,
|
|
|
|
<0 8 0>, <0 9 0>, <0 10 0>, <0 11 0>,
|
|
|
|
<0 12 0>, <0 13 0>, <0 14 0>, <0 15 0>,
|
|
|
|
<0 107 0>, <0 108 0>, <0 48 0>, <0 42 0>;
|
|
|
|
};
|
|
|
|
|
2012-11-06 23:50:40 +00:00
|
|
|
pinctrl_0: pinctrl@11400000 {
|
2013-01-03 00:05:42 +00:00
|
|
|
compatible = "samsung,exynos4x12-pinctrl";
|
2012-11-06 23:50:40 +00:00
|
|
|
reg = <0x11400000 0x1000>;
|
|
|
|
interrupts = <0 47 0>;
|
|
|
|
};
|
|
|
|
|
|
|
|
pinctrl_1: pinctrl@11000000 {
|
2013-01-03 00:05:42 +00:00
|
|
|
compatible = "samsung,exynos4x12-pinctrl";
|
2012-11-06 23:50:40 +00:00
|
|
|
reg = <0x11000000 0x1000>;
|
|
|
|
interrupts = <0 46 0>;
|
|
|
|
|
|
|
|
wakup_eint: wakeup-interrupt-controller {
|
|
|
|
compatible = "samsung,exynos4210-wakeup-eint";
|
|
|
|
interrupt-parent = <&gic>;
|
|
|
|
interrupts = <0 32 0>;
|
|
|
|
};
|
|
|
|
};
|
|
|
|
|
2014-03-17 21:25:58 +00:00
|
|
|
adc: adc@126C0000 {
|
|
|
|
compatible = "samsung,exynos-adc-v1";
|
|
|
|
reg = <0x126C0000 0x100>, <0x10020718 0x4>;
|
|
|
|
interrupt-parent = <&combiner>;
|
|
|
|
interrupts = <10 3>;
|
|
|
|
clocks = <&clock CLK_TSADC>;
|
|
|
|
clock-names = "adc";
|
|
|
|
#io-channel-cells = <1>;
|
|
|
|
io-channel-ranges;
|
|
|
|
status = "disabled";
|
|
|
|
};
|
|
|
|
|
2012-11-06 23:50:40 +00:00
|
|
|
pinctrl_2: pinctrl@03860000 {
|
2013-01-03 00:05:42 +00:00
|
|
|
compatible = "samsung,exynos4x12-pinctrl";
|
2012-11-06 23:50:40 +00:00
|
|
|
reg = <0x03860000 0x1000>;
|
|
|
|
interrupt-parent = <&combiner>;
|
|
|
|
interrupts = <10 0>;
|
|
|
|
};
|
|
|
|
|
|
|
|
pinctrl_3: pinctrl@106E0000 {
|
2013-01-03 00:05:42 +00:00
|
|
|
compatible = "samsung,exynos4x12-pinctrl";
|
2012-11-06 23:50:40 +00:00
|
|
|
reg = <0x106E0000 0x1000>;
|
|
|
|
interrupts = <0 72 0>;
|
|
|
|
};
|
2013-04-04 04:51:10 +00:00
|
|
|
|
2014-05-22 18:30:20 +00:00
|
|
|
pmu_system_controller: system-controller@10020000 {
|
|
|
|
compatible = "samsung,exynos4212-pmu", "syscon";
|
2014-06-24 16:08:27 +00:00
|
|
|
clock-names = "clkout0", "clkout1", "clkout2", "clkout3",
|
|
|
|
"clkout4", "clkout8", "clkout9";
|
|
|
|
clocks = <&clock CLK_OUT_DMC>, <&clock CLK_OUT_TOP>,
|
|
|
|
<&clock CLK_OUT_LEFTBUS>, <&clock CLK_OUT_RIGHTBUS>,
|
|
|
|
<&clock CLK_OUT_CPU>, <&clock CLK_XXTI>,
|
|
|
|
<&clock CLK_XUSBXTI>;
|
|
|
|
#clock-cells = <1>;
|
2014-05-22 18:30:20 +00:00
|
|
|
};
|
|
|
|
|
2013-04-04 04:51:10 +00:00
|
|
|
g2d@10800000 {
|
|
|
|
compatible = "samsung,exynos4212-g2d";
|
|
|
|
reg = <0x10800000 0x1000>;
|
|
|
|
interrupts = <0 89 0>;
|
2014-02-26 00:53:30 +00:00
|
|
|
clocks = <&clock CLK_SCLK_FIMG2D>, <&clock CLK_G2D>;
|
2013-06-10 08:52:27 +00:00
|
|
|
clock-names = "sclk_fimg2d", "fimg2d";
|
2013-04-04 04:51:10 +00:00
|
|
|
status = "disabled";
|
|
|
|
};
|
2013-08-05 17:49:44 +00:00
|
|
|
|
|
|
|
camera {
|
2014-02-26 00:53:30 +00:00
|
|
|
clocks = <&clock CLK_SCLK_CAM0>, <&clock CLK_SCLK_CAM1>,
|
|
|
|
<&clock CLK_PIXELASYNCM0>, <&clock CLK_PIXELASYNCM1>;
|
2013-08-05 17:49:44 +00:00
|
|
|
clock-names = "sclk_cam0", "sclk_cam1", "pxl_async0", "pxl_async1";
|
|
|
|
|
|
|
|
fimc_0: fimc@11800000 {
|
|
|
|
compatible = "samsung,exynos4212-fimc";
|
|
|
|
samsung,pix-limits = <4224 8192 1920 4224>;
|
|
|
|
samsung,mainscaler-ext;
|
|
|
|
samsung,isp-wb;
|
|
|
|
samsung,cam-if;
|
|
|
|
};
|
|
|
|
|
|
|
|
fimc_1: fimc@11810000 {
|
|
|
|
compatible = "samsung,exynos4212-fimc";
|
|
|
|
samsung,pix-limits = <4224 8192 1920 4224>;
|
|
|
|
samsung,mainscaler-ext;
|
|
|
|
samsung,isp-wb;
|
|
|
|
samsung,cam-if;
|
|
|
|
};
|
|
|
|
|
|
|
|
fimc_2: fimc@11820000 {
|
|
|
|
compatible = "samsung,exynos4212-fimc";
|
|
|
|
samsung,pix-limits = <4224 8192 1920 4224>;
|
|
|
|
samsung,mainscaler-ext;
|
|
|
|
samsung,isp-wb;
|
|
|
|
samsung,lcd-wb;
|
|
|
|
samsung,cam-if;
|
|
|
|
};
|
|
|
|
|
|
|
|
fimc_3: fimc@11830000 {
|
|
|
|
compatible = "samsung,exynos4212-fimc";
|
|
|
|
samsung,pix-limits = <1920 8192 1366 1920>;
|
|
|
|
samsung,rotators = <0>;
|
|
|
|
samsung,mainscaler-ext;
|
|
|
|
samsung,isp-wb;
|
|
|
|
samsung,lcd-wb;
|
|
|
|
};
|
|
|
|
|
|
|
|
fimc_lite_0: fimc-lite@12390000 {
|
|
|
|
compatible = "samsung,exynos4212-fimc-lite";
|
|
|
|
reg = <0x12390000 0x1000>;
|
|
|
|
interrupts = <0 105 0>;
|
|
|
|
samsung,power-domain = <&pd_isp>;
|
2014-02-26 00:53:30 +00:00
|
|
|
clocks = <&clock CLK_FIMC_LITE0>;
|
2013-08-05 17:49:44 +00:00
|
|
|
clock-names = "flite";
|
|
|
|
status = "disabled";
|
|
|
|
};
|
|
|
|
|
|
|
|
fimc_lite_1: fimc-lite@123A0000 {
|
|
|
|
compatible = "samsung,exynos4212-fimc-lite";
|
|
|
|
reg = <0x123A0000 0x1000>;
|
|
|
|
interrupts = <0 106 0>;
|
|
|
|
samsung,power-domain = <&pd_isp>;
|
2014-02-26 00:53:30 +00:00
|
|
|
clocks = <&clock CLK_FIMC_LITE1>;
|
2013-08-05 17:49:44 +00:00
|
|
|
clock-names = "flite";
|
|
|
|
status = "disabled";
|
|
|
|
};
|
|
|
|
|
|
|
|
fimc_is: fimc-is@12000000 {
|
|
|
|
compatible = "samsung,exynos4212-fimc-is", "simple-bus";
|
|
|
|
reg = <0x12000000 0x260000>;
|
|
|
|
interrupts = <0 90 0>, <0 95 0>;
|
|
|
|
samsung,power-domain = <&pd_isp>;
|
2014-02-26 00:53:30 +00:00
|
|
|
clocks = <&clock CLK_FIMC_LITE0>,
|
|
|
|
<&clock CLK_FIMC_LITE1>, <&clock CLK_PPMUISPX>,
|
|
|
|
<&clock CLK_PPMUISPMX>,
|
|
|
|
<&clock CLK_MOUT_MPLL_USER_T>,
|
|
|
|
<&clock CLK_FIMC_ISP>, <&clock CLK_FIMC_DRC>,
|
|
|
|
<&clock CLK_FIMC_FD>, <&clock CLK_MCUISP>,
|
|
|
|
<&clock CLK_DIV_ISP0>,<&clock CLK_DIV_ISP1>,
|
|
|
|
<&clock CLK_DIV_MCUISP0>,
|
|
|
|
<&clock CLK_DIV_MCUISP1>,
|
|
|
|
<&clock CLK_SCLK_UART_ISP>,
|
|
|
|
<&clock CLK_ACLK200>, <&clock CLK_DIV_ACLK200>,
|
|
|
|
<&clock CLK_ACLK400_MCUISP>,
|
|
|
|
<&clock CLK_DIV_ACLK400_MCUISP>;
|
2013-08-05 17:49:44 +00:00
|
|
|
clock-names = "lite0", "lite1", "ppmuispx",
|
|
|
|
"ppmuispmx", "mpll", "isp",
|
|
|
|
"drc", "fd", "mcuisp",
|
|
|
|
"ispdiv0", "ispdiv1", "mcuispdiv0",
|
|
|
|
"mcuispdiv1", "uart", "aclk200",
|
|
|
|
"div_aclk200", "aclk400mcuisp",
|
|
|
|
"div_aclk400mcuisp";
|
|
|
|
#address-cells = <1>;
|
|
|
|
#size-cells = <1>;
|
|
|
|
ranges;
|
|
|
|
status = "disabled";
|
|
|
|
|
|
|
|
pmu {
|
|
|
|
reg = <0x10020000 0x3000>;
|
|
|
|
};
|
|
|
|
|
|
|
|
i2c1_isp: i2c-isp@12140000 {
|
|
|
|
compatible = "samsung,exynos4212-i2c-isp";
|
|
|
|
reg = <0x12140000 0x100>;
|
2014-02-26 00:53:30 +00:00
|
|
|
clocks = <&clock CLK_I2C1_ISP>;
|
2013-08-05 17:49:44 +00:00
|
|
|
clock-names = "i2c_isp";
|
|
|
|
#address-cells = <1>;
|
|
|
|
#size-cells = <0>;
|
|
|
|
};
|
|
|
|
};
|
|
|
|
};
|
2013-12-20 22:37:30 +00:00
|
|
|
|
|
|
|
mshc_0: mmc@12550000 {
|
|
|
|
compatible = "samsung,exynos4412-dw-mshc";
|
|
|
|
reg = <0x12550000 0x1000>;
|
|
|
|
interrupts = <0 77 0>;
|
|
|
|
#address-cells = <1>;
|
|
|
|
#size-cells = <0>;
|
|
|
|
fifo-depth = <0x80>;
|
2014-02-26 00:53:30 +00:00
|
|
|
clocks = <&clock CLK_SDMMC4>, <&clock CLK_SCLK_MMC4>;
|
2013-12-20 22:37:30 +00:00
|
|
|
clock-names = "biu", "ciu";
|
|
|
|
status = "disabled";
|
|
|
|
};
|
2014-05-22 18:30:20 +00:00
|
|
|
|
|
|
|
exynos-usbphy@125B0000 {
|
|
|
|
compatible = "samsung,exynos4x12-usb2-phy";
|
|
|
|
samsung,sysreg-phandle = <&sys_reg>;
|
|
|
|
};
|
2014-11-22 13:58:09 +00:00
|
|
|
|
|
|
|
tmu@100C0000 {
|
|
|
|
compatible = "samsung,exynos4412-tmu";
|
|
|
|
interrupt-parent = <&combiner>;
|
|
|
|
interrupts = <2 4>;
|
|
|
|
reg = <0x100C0000 0x100>;
|
|
|
|
clocks = <&clock 383>;
|
|
|
|
clock-names = "tmu_apbif";
|
|
|
|
status = "disabled";
|
|
|
|
};
|
2012-11-06 06:09:04 +00:00
|
|
|
};
|