64 lines
2.6 KiB
C
64 lines
2.6 KiB
C
|
/* SPDX-License-Identifier: GPL-2.0 */
|
||
|
|
/*
|
||
|
|
* Copyright (c) 2017, The Linux Foundation. All rights reserved.
|
||
|
|
*/
|
||
|
|
|
||
|
|
#ifndef QCOM_PHY_QMP_PCS_V3_H_
|
||
|
|
#define QCOM_PHY_QMP_PCS_V3_H_
|
||
|
|
|
||
|
|
/* Only for QMP V3 PHY - PCS registers */
|
||
|
|
#define QPHY_V3_PCS_POWER_DOWN_CONTROL 0x004
|
||
|
|
#define QPHY_V3_PCS_TXMGN_V0 0x00c
|
||
|
|
#define QPHY_V3_PCS_TXMGN_V1 0x010
|
||
|
|
#define QPHY_V3_PCS_TXMGN_V2 0x014
|
||
|
|
#define QPHY_V3_PCS_TXMGN_V3 0x018
|
||
|
|
#define QPHY_V3_PCS_TXMGN_V4 0x01c
|
||
|
|
#define QPHY_V3_PCS_TXMGN_LS 0x020
|
||
|
|
#define QPHY_V3_PCS_TXDEEMPH_M6DB_V0 0x024
|
||
|
|
#define QPHY_V3_PCS_TXDEEMPH_M3P5DB_V0 0x028
|
||
|
|
#define QPHY_V3_PCS_TXDEEMPH_M6DB_V1 0x02c
|
||
|
|
#define QPHY_V3_PCS_TXDEEMPH_M3P5DB_V1 0x030
|
||
|
|
#define QPHY_V3_PCS_TXDEEMPH_M6DB_V2 0x034
|
||
|
|
#define QPHY_V3_PCS_TXDEEMPH_M3P5DB_V2 0x038
|
||
|
|
#define QPHY_V3_PCS_TXDEEMPH_M6DB_V3 0x03c
|
||
|
|
#define QPHY_V3_PCS_TXDEEMPH_M3P5DB_V3 0x040
|
||
|
|
#define QPHY_V3_PCS_TXDEEMPH_M6DB_V4 0x044
|
||
|
|
#define QPHY_V3_PCS_TXDEEMPH_M3P5DB_V4 0x048
|
||
|
|
#define QPHY_V3_PCS_TXDEEMPH_M6DB_LS 0x04c
|
||
|
|
#define QPHY_V3_PCS_TXDEEMPH_M3P5DB_LS 0x050
|
||
|
|
#define QPHY_V3_PCS_ENDPOINT_REFCLK_DRIVE 0x054
|
||
|
|
#define QPHY_V3_PCS_RX_IDLE_DTCT_CNTRL 0x058
|
||
|
|
#define QPHY_V3_PCS_RATE_SLEW_CNTRL 0x05c
|
||
|
|
#define QPHY_V3_PCS_POWER_STATE_CONFIG1 0x060
|
||
|
|
#define QPHY_V3_PCS_POWER_STATE_CONFIG2 0x064
|
||
|
|
#define QPHY_V3_PCS_POWER_STATE_CONFIG4 0x06c
|
||
|
|
#define QPHY_V3_PCS_RCVR_DTCT_DLY_P1U2_L 0x070
|
||
|
|
#define QPHY_V3_PCS_RCVR_DTCT_DLY_P1U2_H 0x074
|
||
|
|
#define QPHY_V3_PCS_RCVR_DTCT_DLY_U3_L 0x078
|
||
|
|
#define QPHY_V3_PCS_RCVR_DTCT_DLY_U3_H 0x07c
|
||
|
|
#define QPHY_V3_PCS_LOCK_DETECT_CONFIG1 0x080
|
||
|
|
#define QPHY_V3_PCS_LOCK_DETECT_CONFIG2 0x084
|
||
|
|
#define QPHY_V3_PCS_LOCK_DETECT_CONFIG3 0x088
|
||
|
|
#define QPHY_V3_PCS_TSYNC_RSYNC_TIME 0x08c
|
||
|
|
#define QPHY_V3_PCS_PWRUP_RESET_DLY_TIME_AUXCLK 0x0a0
|
||
|
|
#define QPHY_V3_PCS_LP_WAKEUP_DLY_TIME_AUXCLK 0x0a4
|
||
|
|
#define QPHY_V3_PCS_PLL_LOCK_CHK_DLY_TIME 0x0a8
|
||
|
|
#define QPHY_V3_PCS_LFPS_TX_ECSTART_EQTLOCK 0x0b0
|
||
|
|
#define QPHY_V3_PCS_RXEQTRAINING_WAIT_TIME 0x0b8
|
||
|
|
#define QPHY_V3_PCS_RXEQTRAINING_RUN_TIME 0x0bc
|
||
|
|
#define QPHY_V3_PCS_FLL_CNTRL1 0x0c4
|
||
|
|
#define QPHY_V3_PCS_FLL_CNTRL2 0x0c8
|
||
|
|
#define QPHY_V3_PCS_FLL_CNT_VAL_L 0x0cc
|
||
|
|
#define QPHY_V3_PCS_FLL_CNT_VAL_H_TOL 0x0d0
|
||
|
|
#define QPHY_V3_PCS_FLL_MAN_CODE 0x0d4
|
||
|
|
#define QPHY_V3_PCS_LP_WAKEUP_DLY_TIME_AUXCLK_MSB 0x1a8
|
||
|
|
#define QPHY_V3_PCS_OSC_DTCT_ACTIONS 0x1ac
|
||
|
|
#define QPHY_V3_PCS_SIGDET_CNTRL 0x1b0
|
||
|
|
#define QPHY_V3_PCS_RX_SIGDET_LVL 0x1d8
|
||
|
|
#define QPHY_V3_PCS_L1SS_WAKEUP_DLY_TIME_AUXCLK_LSB 0x1dc
|
||
|
|
#define QPHY_V3_PCS_L1SS_WAKEUP_DLY_TIME_AUXCLK_MSB 0x1e0
|
||
|
|
#define QPHY_V3_PCS_REFGEN_REQ_CONFIG1 0x20c
|
||
|
|
#define QPHY_V3_PCS_REFGEN_REQ_CONFIG2 0x210
|
||
|
|
|
||
|
|
#endif
|