2019-05-19 12:07:45 +00:00
|
|
|
# SPDX-License-Identifier: GPL-2.0-only
|
2015-10-07 15:36:28 +00:00
|
|
|
#
|
|
|
|
# FPGA framework configuration
|
|
|
|
#
|
|
|
|
|
2017-06-14 15:36:26 +00:00
|
|
|
menuconfig FPGA
|
2015-10-07 15:36:28 +00:00
|
|
|
tristate "FPGA Configuration Framework"
|
|
|
|
help
|
|
|
|
Say Y here if you want support for configuring FPGAs from the
|
2021-06-08 21:23:44 +00:00
|
|
|
kernel. The FPGA framework adds an FPGA manager class and FPGA
|
2015-10-07 15:36:28 +00:00
|
|
|
manager drivers.
|
|
|
|
|
2015-10-07 15:36:29 +00:00
|
|
|
if FPGA
|
|
|
|
|
2017-11-15 20:20:27 +00:00
|
|
|
config FPGA_MGR_SOCFPGA
|
|
|
|
tristate "Altera SOCFPGA FPGA Manager"
|
2021-03-11 15:27:35 +00:00
|
|
|
depends on ARCH_INTEL_SOCFPGA || COMPILE_TEST
|
2016-11-01 19:14:29 +00:00
|
|
|
help
|
2017-11-15 20:20:27 +00:00
|
|
|
FPGA manager driver support for Altera SOCFPGA.
|
2017-11-15 20:20:25 +00:00
|
|
|
|
2017-11-15 20:20:27 +00:00
|
|
|
config FPGA_MGR_SOCFPGA_A10
|
|
|
|
tristate "Altera SoCFPGA Arria10"
|
2021-03-11 15:27:35 +00:00
|
|
|
depends on ARCH_INTEL_SOCFPGA || COMPILE_TEST
|
2017-11-15 20:20:27 +00:00
|
|
|
select REGMAP_MMIO
|
2017-11-15 20:20:25 +00:00
|
|
|
help
|
2017-11-15 20:20:27 +00:00
|
|
|
FPGA manager driver support for Altera Arria10 SoCFPGA.
|
2016-11-01 19:14:29 +00:00
|
|
|
|
2017-11-15 20:20:27 +00:00
|
|
|
config ALTERA_PR_IP_CORE
|
2019-06-19 04:24:39 +00:00
|
|
|
tristate "Altera Partial Reconfiguration IP Core"
|
|
|
|
help
|
|
|
|
Core driver support for Altera Partial Reconfiguration IP component
|
2017-02-27 22:14:26 +00:00
|
|
|
|
2017-11-15 20:20:27 +00:00
|
|
|
config ALTERA_PR_IP_CORE_PLAT
|
|
|
|
tristate "Platform support of Altera Partial Reconfiguration IP Core"
|
|
|
|
depends on ALTERA_PR_IP_CORE && OF && HAS_IOMEM
|
2017-06-14 15:36:35 +00:00
|
|
|
help
|
2017-11-15 20:20:27 +00:00
|
|
|
Platform driver support for Altera Partial Reconfiguration IP
|
|
|
|
component
|
2017-06-14 15:36:35 +00:00
|
|
|
|
2017-06-14 15:36:29 +00:00
|
|
|
config FPGA_MGR_ALTERA_PS_SPI
|
|
|
|
tristate "Altera FPGA Passive Serial over SPI"
|
|
|
|
depends on SPI
|
2019-07-08 07:13:56 +00:00
|
|
|
select BITREVERSE
|
2017-06-14 15:36:29 +00:00
|
|
|
help
|
|
|
|
FPGA manager driver support for Altera Arria/Cyclone/Stratix
|
|
|
|
using the passive serial interface over SPI.
|
|
|
|
|
2017-11-15 20:20:27 +00:00
|
|
|
config FPGA_MGR_ALTERA_CVP
|
2019-08-19 20:48:08 +00:00
|
|
|
tristate "Altera CvP FPGA Manager"
|
2017-11-15 20:20:27 +00:00
|
|
|
depends on PCI
|
2016-11-01 19:14:32 +00:00
|
|
|
help
|
2019-08-19 20:48:08 +00:00
|
|
|
FPGA manager driver support for Arria-V, Cyclone-V, Stratix-V,
|
|
|
|
Arria 10 and Stratix10 Altera FPGAs using the CvP interface over PCIe.
|
2016-11-01 19:14:32 +00:00
|
|
|
|
2017-11-15 20:20:27 +00:00
|
|
|
config FPGA_MGR_ZYNQ_FPGA
|
|
|
|
tristate "Xilinx Zynq FPGA"
|
|
|
|
depends on ARCH_ZYNQ || COMPILE_TEST
|
2017-02-27 22:14:22 +00:00
|
|
|
help
|
2017-11-15 20:20:27 +00:00
|
|
|
FPGA manager driver support for Xilinx Zynq FPGAs.
|
2017-02-27 22:14:22 +00:00
|
|
|
|
2018-11-13 18:14:04 +00:00
|
|
|
config FPGA_MGR_STRATIX10_SOC
|
|
|
|
tristate "Intel Stratix10 SoC FPGA Manager"
|
2021-03-11 15:25:38 +00:00
|
|
|
depends on (ARCH_INTEL_SOCFPGA && INTEL_STRATIX10_SERVICE)
|
2018-11-13 18:14:04 +00:00
|
|
|
help
|
|
|
|
FPGA manager driver support for the Intel Stratix10 SoC.
|
|
|
|
|
2017-03-24 00:34:26 +00:00
|
|
|
config FPGA_MGR_XILINX_SPI
|
|
|
|
tristate "Xilinx Configuration over Slave Serial (SPI)"
|
|
|
|
depends on SPI
|
|
|
|
help
|
|
|
|
FPGA manager driver support for Xilinx FPGA configuration
|
|
|
|
over slave serial interface.
|
|
|
|
|
2017-11-15 20:20:27 +00:00
|
|
|
config FPGA_MGR_ICE40_SPI
|
|
|
|
tristate "Lattice iCE40 SPI"
|
|
|
|
depends on OF && SPI
|
2015-10-16 22:42:30 +00:00
|
|
|
help
|
2017-11-15 20:20:27 +00:00
|
|
|
FPGA manager driver support for Lattice iCE40 FPGAs over SPI.
|
|
|
|
|
2018-04-17 03:43:36 +00:00
|
|
|
config FPGA_MGR_MACHXO2_SPI
|
|
|
|
tristate "Lattice MachXO2 SPI"
|
|
|
|
depends on SPI
|
|
|
|
help
|
|
|
|
FPGA manager driver support for Lattice MachXO2 configuration
|
|
|
|
over slave SPI interface.
|
|
|
|
|
2017-11-15 20:20:27 +00:00
|
|
|
config FPGA_MGR_TS73XX
|
|
|
|
tristate "Technologic Systems TS-73xx SBC FPGA Manager"
|
|
|
|
depends on ARCH_EP93XX && MACH_TS72XX
|
|
|
|
help
|
|
|
|
FPGA manager driver support for the Altera Cyclone II FPGA
|
|
|
|
present on the TS-73xx SBC boards.
|
2015-10-16 22:42:30 +00:00
|
|
|
|
2016-11-01 19:14:28 +00:00
|
|
|
config FPGA_BRIDGE
|
|
|
|
tristate "FPGA Bridge Framework"
|
|
|
|
help
|
|
|
|
Say Y here if you want to support bridges connected between host
|
|
|
|
processors and FPGAs or between FPGAs.
|
|
|
|
|
2016-11-01 19:14:30 +00:00
|
|
|
config SOCFPGA_FPGA_BRIDGE
|
|
|
|
tristate "Altera SoCFPGA FPGA Bridges"
|
2021-03-11 15:27:35 +00:00
|
|
|
depends on ARCH_INTEL_SOCFPGA && FPGA_BRIDGE
|
2016-11-01 19:14:30 +00:00
|
|
|
help
|
|
|
|
Say Y to enable drivers for FPGA bridges for Altera SOCFPGA
|
|
|
|
devices.
|
|
|
|
|
2016-11-01 19:14:31 +00:00
|
|
|
config ALTERA_FREEZE_BRIDGE
|
|
|
|
tristate "Altera FPGA Freeze Bridge"
|
2019-01-24 20:45:53 +00:00
|
|
|
depends on FPGA_BRIDGE && HAS_IOMEM
|
2016-11-01 19:14:31 +00:00
|
|
|
help
|
|
|
|
Say Y to enable drivers for Altera FPGA Freeze bridges. A
|
|
|
|
freeze bridge is a bridge that exists in the FPGA fabric to
|
|
|
|
isolate one region of the FPGA from the busses while that
|
|
|
|
region is being reprogrammed.
|
|
|
|
|
2017-03-24 15:33:21 +00:00
|
|
|
config XILINX_PR_DECOUPLER
|
|
|
|
tristate "Xilinx LogiCORE PR Decoupler"
|
|
|
|
depends on FPGA_BRIDGE
|
|
|
|
depends on HAS_IOMEM
|
|
|
|
help
|
2021-02-11 05:11:48 +00:00
|
|
|
Say Y to enable drivers for Xilinx LogiCORE PR Decoupler
|
2021-07-28 21:51:50 +00:00
|
|
|
or Xilinx Dynamic Function eXchange AIX Shutdown Manager.
|
2017-03-24 15:33:21 +00:00
|
|
|
The PR Decoupler exists in the FPGA fabric to isolate one
|
|
|
|
region of the FPGA from the busses while that region is
|
|
|
|
being reprogrammed during partial reconfig.
|
2021-02-11 05:11:48 +00:00
|
|
|
The Dynamic Function eXchange AXI shutdown manager prevents
|
|
|
|
AXI traffic from passing through the bridge. The controller
|
|
|
|
safely handles AXI4MM and AXI4-Lite interfaces on a
|
|
|
|
Reconfigurable Partition when it is undergoing dynamic
|
|
|
|
reconfiguration, preventing the system deadlock that can
|
|
|
|
occur if AXI transactions are interrupted by DFX.
|
2017-03-24 15:33:21 +00:00
|
|
|
|
2017-11-15 20:20:27 +00:00
|
|
|
config FPGA_REGION
|
|
|
|
tristate "FPGA Region"
|
|
|
|
depends on FPGA_BRIDGE
|
|
|
|
help
|
2021-06-08 21:23:44 +00:00
|
|
|
FPGA Region common code. An FPGA Region controls an FPGA Manager
|
2017-11-15 20:20:27 +00:00
|
|
|
and the FPGA Bridges associated with either a reconfigurable
|
|
|
|
region of an FPGA or a whole FPGA.
|
|
|
|
|
|
|
|
config OF_FPGA_REGION
|
|
|
|
tristate "FPGA Region Device Tree Overlay Support"
|
|
|
|
depends on OF && FPGA_REGION
|
|
|
|
help
|
|
|
|
Support for loading FPGA images by applying a Device Tree
|
|
|
|
overlay.
|
|
|
|
|
2018-06-30 00:53:13 +00:00
|
|
|
config FPGA_DFL
|
|
|
|
tristate "FPGA Device Feature List (DFL) support"
|
|
|
|
select FPGA_BRIDGE
|
|
|
|
select FPGA_REGION
|
2020-11-22 00:15:49 +00:00
|
|
|
depends on HAS_IOMEM
|
2018-06-30 00:53:13 +00:00
|
|
|
help
|
|
|
|
Device Feature List (DFL) defines a feature list structure that
|
|
|
|
creates a linked list of feature headers within the MMIO space
|
|
|
|
to provide an extensible way of adding features for FPGA.
|
|
|
|
Driver can walk through the feature headers to enumerate feature
|
|
|
|
devices (e.g. FPGA Management Engine, Port and Accelerator
|
|
|
|
Function Unit) and their private features for target FPGA devices.
|
|
|
|
|
|
|
|
Select this option to enable common support for Field-Programmable
|
|
|
|
Gate Array (FPGA) solutions which implement Device Feature List.
|
|
|
|
It provides enumeration APIs and feature device infrastructure.
|
|
|
|
|
2018-06-30 00:53:21 +00:00
|
|
|
config FPGA_DFL_FME
|
|
|
|
tristate "FPGA DFL FME Driver"
|
fpga: dfl: fme: add performance reporting support
This patch adds support for performance reporting private feature
for FPGA Management Engine (FME). Now it supports several different
performance counters, including 'basic', 'cache', 'fabric', 'vtd'
and 'vtd_sip'. It allows user to use standard linux tools to access
these performance counters.
e.g. List all events by "perf list"
perf list | grep fme
dfl_fme0/cache_read_hit/ [Kernel PMU event]
dfl_fme0/cache_read_miss/ [Kernel PMU event]
...
dfl_fme0/fab_mmio_read/ [Kernel PMU event]
dfl_fme0/fab_mmio_write/ [Kernel PMU event]
...
dfl_fme0/fab_port_mmio_read,portid=?/ [Kernel PMU event]
dfl_fme0/fab_port_mmio_write,portid=?/ [Kernel PMU event]
...
dfl_fme0/vtd_port_devtlb_1g_fill,portid=?/ [Kernel PMU event]
dfl_fme0/vtd_port_devtlb_2m_fill,portid=?/ [Kernel PMU event]
...
dfl_fme0/vtd_sip_iotlb_1g_hit/ [Kernel PMU event]
dfl_fme0/vtd_sip_iotlb_1g_miss/ [Kernel PMU event]
...
dfl_fme0/clock [Kernel PMU event]
...
e.g. check increased counter value after run one application using
"perf stat" command.
perf stat -e dfl_fme0/fab_mmio_read/,dfl_fme0/fab_mmio_write/ ./test
Performance counter stats for './test':
1 dfl_fme0/fab_mmio_read/
2 dfl_fme0/fab_mmio_write/
1.009496520 seconds time elapsed
Please note that fabric counters support both fab_* and fab_port_*, but
actually they are sharing one set of performance counters in hardware.
If user wants to monitor overall data events on fab_* then fab_port_*
can't be supported at the same time, see example below:
perf stat -e dfl_fme0/fab_mmio_read/,dfl_fme0/fab_port_mmio_write,portid=0/
Performance counter stats for 'system wide':
0 dfl_fme0/fab_mmio_read/
<not supported> dfl_fme0/fab_port_mmio_write,portid=0/
2.141064085 seconds time elapsed
Signed-off-by: Luwei Kang <luwei.kang@intel.com>
Signed-off-by: Xu Yilun <yilun.xu@intel.com>
Signed-off-by: Wu Hao <hao.wu@intel.com>
Link: https://lore.kernel.org/r/1587949583-12058-3-git-send-email-hao.wu@intel.com
Signed-off-by: Greg Kroah-Hartman <gregkh@linuxfoundation.org>
2020-04-27 01:06:23 +00:00
|
|
|
depends on FPGA_DFL && HWMON && PERF_EVENTS
|
2018-06-30 00:53:21 +00:00
|
|
|
help
|
|
|
|
The FPGA Management Engine (FME) is a feature device implemented
|
|
|
|
under Device Feature List (DFL) framework. Select this option to
|
|
|
|
enable the platform device driver for FME which implements all
|
|
|
|
FPGA platform level management features. There shall be one FME
|
|
|
|
per DFL based FPGA device.
|
|
|
|
|
2018-06-30 00:53:25 +00:00
|
|
|
config FPGA_DFL_FME_MGR
|
|
|
|
tristate "FPGA DFL FME Manager Driver"
|
|
|
|
depends on FPGA_DFL_FME && HAS_IOMEM
|
|
|
|
help
|
|
|
|
Say Y to enable FPGA Manager driver for FPGA Management Engine.
|
|
|
|
|
2018-06-30 00:53:27 +00:00
|
|
|
config FPGA_DFL_FME_BRIDGE
|
|
|
|
tristate "FPGA DFL FME Bridge Driver"
|
|
|
|
depends on FPGA_DFL_FME && HAS_IOMEM
|
|
|
|
help
|
|
|
|
Say Y to enable FPGA Bridge driver for FPGA Management Engine.
|
|
|
|
|
2018-06-30 00:53:28 +00:00
|
|
|
config FPGA_DFL_FME_REGION
|
|
|
|
tristate "FPGA DFL FME Region Driver"
|
|
|
|
depends on FPGA_DFL_FME && HAS_IOMEM
|
|
|
|
help
|
|
|
|
Say Y to enable FPGA Region driver for FPGA Management Engine.
|
|
|
|
|
2018-06-30 00:53:30 +00:00
|
|
|
config FPGA_DFL_AFU
|
|
|
|
tristate "FPGA DFL AFU Driver"
|
|
|
|
depends on FPGA_DFL
|
|
|
|
help
|
|
|
|
This is the driver for FPGA Accelerated Function Unit (AFU) which
|
|
|
|
implements AFU and Port management features. A User AFU connects
|
|
|
|
to the FPGA infrastructure via a Port. There may be more than one
|
|
|
|
Port/AFU per DFL based FPGA device.
|
|
|
|
|
2021-01-07 04:37:13 +00:00
|
|
|
config FPGA_DFL_NIOS_INTEL_PAC_N3000
|
|
|
|
tristate "FPGA DFL NIOS Driver for Intel PAC N3000"
|
|
|
|
depends on FPGA_DFL
|
|
|
|
select REGMAP
|
|
|
|
help
|
|
|
|
This is the driver for the N3000 Nios private feature on Intel
|
|
|
|
PAC (Programmable Acceleration Card) N3000. It communicates
|
|
|
|
with the embedded Nios processor to configure the retimers on
|
|
|
|
the card. It also instantiates the SPI master (spi-altera) for
|
|
|
|
the card's BMC (Board Management Controller).
|
|
|
|
|
2018-06-30 00:53:19 +00:00
|
|
|
config FPGA_DFL_PCI
|
|
|
|
tristate "FPGA DFL PCIe Device Driver"
|
|
|
|
depends on PCI && FPGA_DFL
|
|
|
|
help
|
|
|
|
Select this option to enable PCIe driver for PCIe-based
|
|
|
|
Field-Programmable Gate Array (FPGA) solutions which implement
|
|
|
|
the Device Feature List (DFL). This driver provides interfaces
|
|
|
|
for userspace applications to configure, enumerate, open and access
|
|
|
|
FPGA accelerators on the FPGA DFL devices, enables system level
|
|
|
|
management functions such as FPGA partial reconfiguration, power
|
|
|
|
management and virtualization with DFL framework and DFL feature
|
|
|
|
device drivers.
|
|
|
|
|
|
|
|
To compile this as a module, choose M here.
|
|
|
|
|
2019-04-15 07:17:48 +00:00
|
|
|
config FPGA_MGR_ZYNQMP_FPGA
|
|
|
|
tristate "Xilinx ZynqMP FPGA"
|
2020-05-05 14:00:11 +00:00
|
|
|
depends on ZYNQMP_FIRMWARE || (!ZYNQMP_FIRMWARE && COMPILE_TEST)
|
2019-04-15 07:17:48 +00:00
|
|
|
help
|
|
|
|
FPGA manager driver support for Xilinx ZynqMP FPGAs.
|
|
|
|
This driver uses the processor configuration port(PCAP)
|
|
|
|
to configure the programmable logic(PL) through PS
|
|
|
|
on ZynqMP SoC.
|
|
|
|
|
2021-06-26 15:52:48 +00:00
|
|
|
config FPGA_MGR_VERSAL_FPGA
|
|
|
|
tristate "Xilinx Versal FPGA"
|
|
|
|
depends on ARCH_ZYNQMP || COMPILE_TEST
|
|
|
|
help
|
|
|
|
Select this option to enable FPGA manager driver support for
|
|
|
|
Xilinx Versal SoC. This driver uses the firmware interface to
|
|
|
|
configure the programmable logic(PL).
|
|
|
|
|
|
|
|
To compile this as a module, choose M here.
|
2022-06-06 16:00:35 +00:00
|
|
|
|
|
|
|
config FPGA_M10_BMC_SEC_UPDATE
|
|
|
|
tristate "Intel MAX10 BMC Secure Update driver"
|
|
|
|
depends on MFD_INTEL_M10_BMC && FW_UPLOAD
|
|
|
|
help
|
|
|
|
Secure update support for the Intel MAX10 board management
|
|
|
|
controller.
|
|
|
|
|
|
|
|
This is a subdriver of the Intel MAX10 board management controller
|
|
|
|
(BMC) and provides support for secure updates for the BMC image,
|
|
|
|
the FPGA image, the Root Entry Hashes, etc.
|
|
|
|
|
2015-10-07 15:36:29 +00:00
|
|
|
endif # FPGA
|