mirror of
https://git.kernel.org/pub/scm/linux/kernel/git/stable/linux.git
synced 2024-10-30 16:07:39 +00:00
92 lines
3.3 KiB
C
92 lines
3.3 KiB
C
|
/* megafunction wizard: %ARM-Based Excalibur%
|
||
|
|
GENERATION: STANDARD
|
||
|
|
VERSION: WM1.0
|
||
|
|
MODULE: ARM-Based Excalibur
|
||
|
|
PROJECT: excalibur
|
||
|
|
============================================================
|
||
|
|
File Name: v:\embedded\linux\bootldr\excalibur.h
|
||
|
|
Megafunction Name(s): ARM-Based Excalibur
|
||
|
|
============================================================
|
||
|
|
|
||
|
|
************************************************************
|
||
|
|
THIS IS A WIZARD-GENERATED FILE. DO NOT EDIT THIS FILE!
|
||
|
|
************************************************************/
|
||
|
|
|
||
|
|
#ifndef EXCALIBUR_H_INCLUDED
|
||
|
|
#define EXCALIBUR_H_INCLUDED
|
||
|
|
|
||
|
|
#define EXC_DEFINE_PROCESSOR_LITTLE_ENDIAN
|
||
|
|
#define EXC_DEFINE_BOOT_FROM_FLASH
|
||
|
|
|
||
|
|
#define EXC_INPUT_CLK_FREQUENCY (50000000)
|
||
|
|
#define EXC_AHB1_CLK_FREQUENCY (150000000)
|
||
|
|
#define EXC_AHB2_CLK_FREQUENCY (75000000)
|
||
|
|
#define EXC_SDRAM_CLK_FREQUENCY (75000000)
|
||
|
|
|
||
|
|
/* Registers Block */
|
||
|
|
#define EXC_REGISTERS_BASE (0x7fffc000)
|
||
|
|
#define EXC_MODE_CTRL00_BASE (EXC_REGISTERS_BASE + 0x000)
|
||
|
|
#define EXC_IO_CTRL00_BASE (EXC_REGISTERS_BASE + 0x040)
|
||
|
|
#define EXC_MMAP00_BASE (EXC_REGISTERS_BASE + 0x080)
|
||
|
|
#define EXC_PLD_CONFIG00_BASE (EXC_REGISTERS_BASE + 0x140)
|
||
|
|
#define EXC_TIMER00_BASE (EXC_REGISTERS_BASE + 0x200)
|
||
|
|
#define EXC_INT_CTRL00_BASE (EXC_REGISTERS_BASE + 0xc00)
|
||
|
|
#define EXC_CLOCK_CTRL00_BASE (EXC_REGISTERS_BASE + 0x300)
|
||
|
|
#define EXC_WATCHDOG00_BASE (EXC_REGISTERS_BASE + 0xa00)
|
||
|
|
#define EXC_UART00_BASE (EXC_REGISTERS_BASE + 0x280)
|
||
|
|
#define EXC_EBI00_BASE (EXC_REGISTERS_BASE + 0x380)
|
||
|
|
#define EXC_SDRAM00_BASE (EXC_REGISTERS_BASE + 0x400)
|
||
|
|
#define EXC_AHB12_BRIDGE_CTRL00_BASE (EXC_REGISTERS_BASE + 0x800)
|
||
|
|
#define EXC_PLD_STRIPE_BRIDGE_CTRL00_BASE (EXC_REGISTERS_BASE + 0x100)
|
||
|
|
#define EXC_STRIPE_PLD_BRIDGE_CTRL00_BASE (EXC_REGISTERS_BASE + 0x100)
|
||
|
|
|
||
|
|
#define EXC_REGISTERS_SIZE (0x00004000)
|
||
|
|
|
||
|
|
/* EBI Block(s) */
|
||
|
|
#define EXC_EBI_BLOCK0_BASE (0x40000000)
|
||
|
|
#define EXC_EBI_BLOCK0_SIZE (0x00400000)
|
||
|
|
#define EXC_EBI_BLOCK0_WIDTH (8)
|
||
|
|
#define EXC_EBI_BLOCK0_NON_CACHEABLE
|
||
|
|
#define EXC_EBI_BLOCK1_BASE (0x40400000)
|
||
|
|
#define EXC_EBI_BLOCK1_SIZE (0x00400000)
|
||
|
|
#define EXC_EBI_BLOCK1_WIDTH (16)
|
||
|
|
#define EXC_EBI_BLOCK1_NON_CACHEABLE
|
||
|
|
#define EXC_EBI_BLOCK2_BASE (0x40800000)
|
||
|
|
#define EXC_EBI_BLOCK2_SIZE (0x00400000)
|
||
|
|
#define EXC_EBI_BLOCK2_WIDTH (16)
|
||
|
|
#define EXC_EBI_BLOCK2_NON_CACHEABLE
|
||
|
|
#define EXC_EBI_BLOCK3_BASE (0x40c00000)
|
||
|
|
#define EXC_EBI_BLOCK3_SIZE (0x00400000)
|
||
|
|
#define EXC_EBI_BLOCK3_WIDTH (16)
|
||
|
|
#define EXC_EBI_BLOCK3_NON_CACHEABLE
|
||
|
|
|
||
|
|
/* SDRAM Block(s) */
|
||
|
|
#define EXC_SDRAM_BLOCK0_BASE (0x00000000)
|
||
|
|
#define EXC_SDRAM_BLOCK0_SIZE (0x04000000)
|
||
|
|
#define EXC_SDRAM_BLOCK0_WIDTH (32)
|
||
|
|
#define EXC_SDRAM_BLOCK1_BASE (0x04000000)
|
||
|
|
#define EXC_SDRAM_BLOCK1_SIZE (0x04000000)
|
||
|
|
#define EXC_SDRAM_BLOCK1_WIDTH (32)
|
||
|
|
|
||
|
|
/* Single Port SRAM Block(s) */
|
||
|
|
#define EXC_SPSRAM_BLOCK0_BASE (0x08000000)
|
||
|
|
#define EXC_SPSRAM_BLOCK0_SIZE (0x00020000)
|
||
|
|
#define EXC_SPSRAM_BLOCK1_BASE (0x08020000)
|
||
|
|
#define EXC_SPSRAM_BLOCK1_SIZE (0x00020000)
|
||
|
|
|
||
|
|
/* PLD Block(s) */
|
||
|
|
#define EXC_PLD_BLOCK0_BASE (0x80000000)
|
||
|
|
#define EXC_PLD_BLOCK0_SIZE (0x00004000)
|
||
|
|
#define EXC_PLD_BLOCK0_NON_CACHEABLE
|
||
|
|
#define EXC_PLD_BLOCK1_BASE (0xf000000)
|
||
|
|
#define EXC_PLD_BLOCK1_SIZE (0x00004000)
|
||
|
|
#define EXC_PLD_BLOCK1_NON_CACHEABLE
|
||
|
|
#define EXC_PLD_BLOCK2_BASE (0x80008000)
|
||
|
|
#define EXC_PLD_BLOCK2_SIZE (0x00004000)
|
||
|
|
#define EXC_PLD_BLOCK2_NON_CACHEABLE
|
||
|
|
#define EXC_PLD_BLOCK3_BASE (0x8000c000)
|
||
|
|
#define EXC_PLD_BLOCK3_SIZE (0x00004000)
|
||
|
|
#define EXC_PLD_BLOCK3_NON_CACHEABLE
|
||
|
|
|
||
|
|
#endif
|