License cleanup: add SPDX GPL-2.0 license identifier to files with no license
Many source files in the tree are missing licensing information, which
makes it harder for compliance tools to determine the correct license.
By default all files without license information are under the default
license of the kernel, which is GPL version 2.
Update the files which contain no license information with the 'GPL-2.0'
SPDX license identifier. The SPDX identifier is a legally binding
shorthand, which can be used instead of the full boiler plate text.
This patch is based on work done by Thomas Gleixner and Kate Stewart and
Philippe Ombredanne.
How this work was done:
Patches were generated and checked against linux-4.14-rc6 for a subset of
the use cases:
- file had no licensing information it it.
- file was a */uapi/* one with no licensing information in it,
- file was a */uapi/* one with existing licensing information,
Further patches will be generated in subsequent months to fix up cases
where non-standard license headers were used, and references to license
had to be inferred by heuristics based on keywords.
The analysis to determine which SPDX License Identifier to be applied to
a file was done in a spreadsheet of side by side results from of the
output of two independent scanners (ScanCode & Windriver) producing SPDX
tag:value files created by Philippe Ombredanne. Philippe prepared the
base worksheet, and did an initial spot review of a few 1000 files.
The 4.13 kernel was the starting point of the analysis with 60,537 files
assessed. Kate Stewart did a file by file comparison of the scanner
results in the spreadsheet to determine which SPDX license identifier(s)
to be applied to the file. She confirmed any determination that was not
immediately clear with lawyers working with the Linux Foundation.
Criteria used to select files for SPDX license identifier tagging was:
- Files considered eligible had to be source code files.
- Make and config files were included as candidates if they contained >5
lines of source
- File already had some variant of a license header in it (even if <5
lines).
All documentation files were explicitly excluded.
The following heuristics were used to determine which SPDX license
identifiers to apply.
- when both scanners couldn't find any license traces, file was
considered to have no license information in it, and the top level
COPYING file license applied.
For non */uapi/* files that summary was:
SPDX license identifier # files
---------------------------------------------------|-------
GPL-2.0 11139
and resulted in the first patch in this series.
If that file was a */uapi/* path one, it was "GPL-2.0 WITH
Linux-syscall-note" otherwise it was "GPL-2.0". Results of that was:
SPDX license identifier # files
---------------------------------------------------|-------
GPL-2.0 WITH Linux-syscall-note 930
and resulted in the second patch in this series.
- if a file had some form of licensing information in it, and was one
of the */uapi/* ones, it was denoted with the Linux-syscall-note if
any GPL family license was found in the file or had no licensing in
it (per prior point). Results summary:
SPDX license identifier # files
---------------------------------------------------|------
GPL-2.0 WITH Linux-syscall-note 270
GPL-2.0+ WITH Linux-syscall-note 169
((GPL-2.0 WITH Linux-syscall-note) OR BSD-2-Clause) 21
((GPL-2.0 WITH Linux-syscall-note) OR BSD-3-Clause) 17
LGPL-2.1+ WITH Linux-syscall-note 15
GPL-1.0+ WITH Linux-syscall-note 14
((GPL-2.0+ WITH Linux-syscall-note) OR BSD-3-Clause) 5
LGPL-2.0+ WITH Linux-syscall-note 4
LGPL-2.1 WITH Linux-syscall-note 3
((GPL-2.0 WITH Linux-syscall-note) OR MIT) 3
((GPL-2.0 WITH Linux-syscall-note) AND MIT) 1
and that resulted in the third patch in this series.
- when the two scanners agreed on the detected license(s), that became
the concluded license(s).
- when there was disagreement between the two scanners (one detected a
license but the other didn't, or they both detected different
licenses) a manual inspection of the file occurred.
- In most cases a manual inspection of the information in the file
resulted in a clear resolution of the license that should apply (and
which scanner probably needed to revisit its heuristics).
- When it was not immediately clear, the license identifier was
confirmed with lawyers working with the Linux Foundation.
- If there was any question as to the appropriate license identifier,
the file was flagged for further research and to be revisited later
in time.
In total, over 70 hours of logged manual review was done on the
spreadsheet to determine the SPDX license identifiers to apply to the
source files by Kate, Philippe, Thomas and, in some cases, confirmation
by lawyers working with the Linux Foundation.
Kate also obtained a third independent scan of the 4.13 code base from
FOSSology, and compared selected files where the other two scanners
disagreed against that SPDX file, to see if there was new insights. The
Windriver scanner is based on an older version of FOSSology in part, so
they are related.
Thomas did random spot checks in about 500 files from the spreadsheets
for the uapi headers and agreed with SPDX license identifier in the
files he inspected. For the non-uapi files Thomas did random spot checks
in about 15000 files.
In initial set of patches against 4.14-rc6, 3 files were found to have
copy/paste license identifier errors, and have been fixed to reflect the
correct identifier.
Additionally Philippe spent 10 hours this week doing a detailed manual
inspection and review of the 12,461 patched files from the initial patch
version early this week with:
- a full scancode scan run, collecting the matched texts, detected
license ids and scores
- reviewing anything where there was a license detected (about 500+
files) to ensure that the applied SPDX license was correct
- reviewing anything where there was no detection but the patch license
was not GPL-2.0 WITH Linux-syscall-note to ensure that the applied
SPDX license was correct
This produced a worksheet with 20 files needing minor correction. This
worksheet was then exported into 3 different .csv files for the
different types of files to be modified.
These .csv files were then reviewed by Greg. Thomas wrote a script to
parse the csv files and add the proper SPDX tag to the file, in the
format that the file expected. This script was further refined by Greg
based on the output to detect more types of files automatically and to
distinguish between header and source .c files (which need different
comment types.) Finally Greg ran the script using the .csv files to
generate the patches.
Reviewed-by: Kate Stewart <kstewart@linuxfoundation.org>
Reviewed-by: Philippe Ombredanne <pombredanne@nexb.com>
Reviewed-by: Thomas Gleixner <tglx@linutronix.de>
Signed-off-by: Greg Kroah-Hartman <gregkh@linuxfoundation.org>
2017-11-01 14:07:57 +00:00
|
|
|
/* SPDX-License-Identifier: GPL-2.0 */
|
2014-09-30 13:48:25 +00:00
|
|
|
#ifndef _LINUX_CACHEINFO_H
|
|
|
|
|
#define _LINUX_CACHEINFO_H
|
|
|
|
|
|
|
|
|
|
#include <linux/bitops.h>
|
|
|
|
|
#include <linux/cpumask.h>
|
|
|
|
|
#include <linux/smp.h>
|
|
|
|
|
|
|
|
|
|
struct device_node;
|
|
|
|
|
struct attribute;
|
|
|
|
|
|
|
|
|
|
enum cache_type {
|
|
|
|
|
CACHE_TYPE_NOCACHE = 0,
|
|
|
|
|
CACHE_TYPE_INST = BIT(0),
|
|
|
|
|
CACHE_TYPE_DATA = BIT(1),
|
|
|
|
|
CACHE_TYPE_SEPARATE = CACHE_TYPE_INST | CACHE_TYPE_DATA,
|
|
|
|
|
CACHE_TYPE_UNIFIED = BIT(2),
|
|
|
|
|
};
|
|
|
|
|
|
2019-05-28 02:16:53 +00:00
|
|
|
extern unsigned int coherency_max_size;
|
|
|
|
|
|
2014-09-30 13:48:25 +00:00
|
|
|
/**
|
|
|
|
|
* struct cacheinfo - represent a cache leaf node
|
2016-10-22 13:19:49 +00:00
|
|
|
* @id: This cache's id. It is unique among caches with the same (type, level).
|
2014-09-30 13:48:25 +00:00
|
|
|
* @type: type of the cache - data, inst or unified
|
2015-05-08 13:45:34 +00:00
|
|
|
* @level: represents the hierarchy in the multi-level cache
|
2014-09-30 13:48:25 +00:00
|
|
|
* @coherency_line_size: size of each cache line usually representing
|
|
|
|
|
* the minimum amount of data that gets transferred from memory
|
|
|
|
|
* @number_of_sets: total number of sets, a set is a collection of cache
|
|
|
|
|
* lines sharing the same index
|
|
|
|
|
* @ways_of_associativity: number of ways in which a particular memory
|
|
|
|
|
* block can be placed in the cache
|
|
|
|
|
* @physical_line_partition: number of physical cache lines sharing the
|
|
|
|
|
* same cachetag
|
|
|
|
|
* @size: Total size of the cache
|
|
|
|
|
* @shared_cpu_map: logical cpumask representing all the cpus sharing
|
|
|
|
|
* this cache node
|
|
|
|
|
* @attributes: bitfield representing various cache attributes
|
2018-05-11 23:57:58 +00:00
|
|
|
* @fw_token: Unique value used to determine if different cacheinfo
|
|
|
|
|
* structures represent a single hardware cache instance.
|
2014-09-30 13:48:25 +00:00
|
|
|
* @disable_sysfs: indicates whether this node is visible to the user via
|
|
|
|
|
* sysfs or not
|
|
|
|
|
* @priv: pointer to any private data structure specific to particular
|
|
|
|
|
* cache design
|
|
|
|
|
*
|
|
|
|
|
* While @of_node, @disable_sysfs and @priv are used for internal book
|
|
|
|
|
* keeping, the remaining members form the core properties of the cache
|
|
|
|
|
*/
|
|
|
|
|
struct cacheinfo {
|
2016-10-22 13:19:49 +00:00
|
|
|
unsigned int id;
|
2014-09-30 13:48:25 +00:00
|
|
|
enum cache_type type;
|
|
|
|
|
unsigned int level;
|
|
|
|
|
unsigned int coherency_line_size;
|
|
|
|
|
unsigned int number_of_sets;
|
|
|
|
|
unsigned int ways_of_associativity;
|
|
|
|
|
unsigned int physical_line_partition;
|
|
|
|
|
unsigned int size;
|
|
|
|
|
cpumask_t shared_cpu_map;
|
|
|
|
|
unsigned int attributes;
|
|
|
|
|
#define CACHE_WRITE_THROUGH BIT(0)
|
|
|
|
|
#define CACHE_WRITE_BACK BIT(1)
|
|
|
|
|
#define CACHE_WRITE_POLICY_MASK \
|
|
|
|
|
(CACHE_WRITE_THROUGH | CACHE_WRITE_BACK)
|
|
|
|
|
#define CACHE_READ_ALLOCATE BIT(2)
|
|
|
|
|
#define CACHE_WRITE_ALLOCATE BIT(3)
|
|
|
|
|
#define CACHE_ALLOCATE_POLICY_MASK \
|
|
|
|
|
(CACHE_READ_ALLOCATE | CACHE_WRITE_ALLOCATE)
|
2016-10-22 13:19:49 +00:00
|
|
|
#define CACHE_ID BIT(4)
|
2018-05-11 23:57:58 +00:00
|
|
|
void *fw_token;
|
2014-09-30 13:48:25 +00:00
|
|
|
bool disable_sysfs;
|
|
|
|
|
void *priv;
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
struct cpu_cacheinfo {
|
|
|
|
|
struct cacheinfo *info_list;
|
|
|
|
|
unsigned int num_levels;
|
|
|
|
|
unsigned int num_leaves;
|
2016-10-28 08:45:28 +00:00
|
|
|
bool cpu_map_populated;
|
cacheinfo: Add arch specific early level initializer
This patch gives architecture specific code the ability to initialize
the cache level and allocate cacheinfo memory early, when cache level
initialization runs on the primary CPU for all possible CPUs.
This is part of a patch series that attempts to further the work in
commit 5944ce092b97 ("arch_topology: Build cacheinfo from primary CPU").
Previously, in the absence of any DT/ACPI cache info, architecture
specific cache detection and info allocation for secondary CPUs would
happen in non-preemptible context during early CPU initialization and
trigger a "BUG: sleeping function called from invalid context" splat on
an RT kernel.
More specifically, this patch adds the early_cache_level() function,
which is called by fetch_cache_info() as a fallback when the number of
cache leaves cannot be extracted from DT/ACPI. In the default generic
(weak) implementation, this new function returns -ENOENT, which
preserves the original behavior for architectures that do not implement
the function.
Since early detection can get the number of cache leaves wrong in some
cases*, additional logic is added to still call init_cache_level() later
on the secondary CPU, therefore giving the architecture specific code an
opportunity to go back and fix the initial guess. Again, the original
behavior is preserved for architectures that do not implement the new
function.
* For example, on arm64, CLIDR_EL1 detection works only when it runs on
the current CPU. In other words, a CPU cannot detect the cache depth
for any other CPU than itself.
Signed-off-by: Radu Rendec <rrendec@redhat.com>
Reviewed-by: Pierre Gondois <pierre.gondois@arm.com>
Link: https://lore.kernel.org/r/20230412185759.755408-2-rrendec@redhat.com
Signed-off-by: Sudeep Holla <sudeep.holla@arm.com>
2023-04-12 18:57:57 +00:00
|
|
|
bool early_ci_levels;
|
2014-09-30 13:48:25 +00:00
|
|
|
};
|
|
|
|
|
|
|
|
|
|
struct cpu_cacheinfo *get_cpu_cacheinfo(unsigned int cpu);
|
cacheinfo: Add arch specific early level initializer
This patch gives architecture specific code the ability to initialize
the cache level and allocate cacheinfo memory early, when cache level
initialization runs on the primary CPU for all possible CPUs.
This is part of a patch series that attempts to further the work in
commit 5944ce092b97 ("arch_topology: Build cacheinfo from primary CPU").
Previously, in the absence of any DT/ACPI cache info, architecture
specific cache detection and info allocation for secondary CPUs would
happen in non-preemptible context during early CPU initialization and
trigger a "BUG: sleeping function called from invalid context" splat on
an RT kernel.
More specifically, this patch adds the early_cache_level() function,
which is called by fetch_cache_info() as a fallback when the number of
cache leaves cannot be extracted from DT/ACPI. In the default generic
(weak) implementation, this new function returns -ENOENT, which
preserves the original behavior for architectures that do not implement
the function.
Since early detection can get the number of cache leaves wrong in some
cases*, additional logic is added to still call init_cache_level() later
on the secondary CPU, therefore giving the architecture specific code an
opportunity to go back and fix the initial guess. Again, the original
behavior is preserved for architectures that do not implement the new
function.
* For example, on arm64, CLIDR_EL1 detection works only when it runs on
the current CPU. In other words, a CPU cannot detect the cache depth
for any other CPU than itself.
Signed-off-by: Radu Rendec <rrendec@redhat.com>
Reviewed-by: Pierre Gondois <pierre.gondois@arm.com>
Link: https://lore.kernel.org/r/20230412185759.755408-2-rrendec@redhat.com
Signed-off-by: Sudeep Holla <sudeep.holla@arm.com>
2023-04-12 18:57:57 +00:00
|
|
|
int early_cache_level(unsigned int cpu);
|
2014-09-30 13:48:25 +00:00
|
|
|
int init_cache_level(unsigned int cpu);
|
2023-01-04 18:30:24 +00:00
|
|
|
int init_of_cache_level(unsigned int cpu);
|
2014-09-30 13:48:25 +00:00
|
|
|
int populate_cache_leaves(unsigned int cpu);
|
2018-05-11 23:58:02 +00:00
|
|
|
int cache_setup_acpi(unsigned int cpu);
|
2022-07-04 10:15:49 +00:00
|
|
|
bool last_level_cache_is_valid(unsigned int cpu);
|
|
|
|
|
bool last_level_cache_is_shared(unsigned int cpu_x, unsigned int cpu_y);
|
arch_topology: Build cacheinfo from primary CPU
commit 3fcbf1c77d08 ("arch_topology: Fix cache attributes detection
in the CPU hotplug path")
adds a call to detect_cache_attributes() to populate the cacheinfo
before updating the siblings mask. detect_cache_attributes() allocates
memory and can take the PPTT mutex (on ACPI platforms). On PREEMPT_RT
kernels, on secondary CPUs, this triggers a:
'BUG: sleeping function called from invalid context' [1]
as the code is executed with preemption and interrupts disabled.
The primary CPU was previously storing the cache information using
the now removed (struct cpu_topology).llc_id:
commit 5b8dc787ce4a ("arch_topology: Drop LLC identifier stash from
the CPU topology")
allocate_cache_info() tries to build the cacheinfo from the primary
CPU prior secondary CPUs boot, if the DT/ACPI description
contains cache information.
If allocate_cache_info() fails, then fallback to the current state
for the cacheinfo allocation. [1] will be triggered in such case.
When unplugging a CPU, the cacheinfo memory cannot be freed. If it
was, then the memory would be allocated early by the re-plugged
CPU and would trigger [1].
Note that populate_cache_leaves() might be called multiple times
due to populate_leaves being moved up. This is required since
detect_cache_attributes() might be called with per_cpu_cacheinfo(cpu)
being allocated but not populated.
[1]:
| BUG: sleeping function called from invalid context at kernel/locking/spinlock_rt.c:46
| in_atomic(): 1, irqs_disabled(): 128, non_block: 0, pid: 0, name: swapper/111
| preempt_count: 1, expected: 0
| RCU nest depth: 1, expected: 1
| 3 locks held by swapper/111/0:
| #0: (&pcp->lock){+.+.}-{3:3}, at: get_page_from_freelist+0x218/0x12c8
| #1: (rcu_read_lock){....}-{1:3}, at: rt_spin_trylock+0x48/0xf0
| #2: (&zone->lock){+.+.}-{3:3}, at: rmqueue_bulk+0x64/0xa80
| irq event stamp: 0
| hardirqs last enabled at (0): 0x0
| hardirqs last disabled at (0): copy_process+0x5dc/0x1ab8
| softirqs last enabled at (0): copy_process+0x5dc/0x1ab8
| softirqs last disabled at (0): 0x0
| Preemption disabled at:
| migrate_enable+0x30/0x130
| CPU: 111 PID: 0 Comm: swapper/111 Tainted: G W 6.0.0-rc4-rt6-[...]
| Call trace:
| __kmalloc+0xbc/0x1e8
| detect_cache_attributes+0x2d4/0x5f0
| update_siblings_masks+0x30/0x368
| store_cpu_topology+0x78/0xb8
| secondary_start_kernel+0xd0/0x198
| __secondary_switched+0xb0/0xb4
Signed-off-by: Pierre Gondois <pierre.gondois@arm.com>
Reviewed-by: Sudeep Holla <sudeep.holla@arm.com>
Acked-by: Palmer Dabbelt <palmer@rivosinc.com>
Link: https://lore.kernel.org/r/20230104183033.755668-7-pierre.gondois@arm.com
Signed-off-by: Sudeep Holla <sudeep.holla@arm.com>
2023-01-04 18:30:29 +00:00
|
|
|
int fetch_cache_info(unsigned int cpu);
|
2022-07-04 10:15:50 +00:00
|
|
|
int detect_cache_attributes(unsigned int cpu);
|
2018-06-05 14:35:03 +00:00
|
|
|
#ifndef CONFIG_ACPI_PPTT
|
2018-05-11 23:58:02 +00:00
|
|
|
/*
|
2023-01-04 18:30:28 +00:00
|
|
|
* acpi_get_cache_info() is only called on ACPI enabled
|
2018-05-11 23:58:02 +00:00
|
|
|
* platforms using the PPTT for topology. This means that if
|
|
|
|
|
* the platform supports other firmware configuration methods
|
|
|
|
|
* we need to stub out the call when ACPI is disabled.
|
|
|
|
|
* ACPI enabled platforms not using PPTT won't be making calls
|
|
|
|
|
* to this function so we need not worry about them.
|
|
|
|
|
*/
|
2023-01-04 18:30:28 +00:00
|
|
|
static inline
|
|
|
|
|
int acpi_get_cache_info(unsigned int cpu,
|
|
|
|
|
unsigned int *levels, unsigned int *split_levels)
|
2018-05-11 23:58:02 +00:00
|
|
|
{
|
2023-01-24 15:40:47 +00:00
|
|
|
return -ENOENT;
|
2018-05-11 23:58:02 +00:00
|
|
|
}
|
|
|
|
|
#else
|
2023-01-04 18:30:28 +00:00
|
|
|
int acpi_get_cache_info(unsigned int cpu,
|
|
|
|
|
unsigned int *levels, unsigned int *split_levels);
|
2018-05-11 23:58:02 +00:00
|
|
|
#endif
|
2014-09-30 13:48:25 +00:00
|
|
|
|
|
|
|
|
const struct attribute_group *cache_get_priv_group(struct cacheinfo *this_leaf);
|
|
|
|
|
|
2020-07-08 16:39:29 +00:00
|
|
|
/*
|
|
|
|
|
* Get the id of the cache associated with @cpu at level @level.
|
|
|
|
|
* cpuhp lock must be held.
|
|
|
|
|
*/
|
|
|
|
|
static inline int get_cpu_cacheinfo_id(int cpu, int level)
|
|
|
|
|
{
|
|
|
|
|
struct cpu_cacheinfo *ci = get_cpu_cacheinfo(cpu);
|
|
|
|
|
int i;
|
|
|
|
|
|
|
|
|
|
for (i = 0; i < ci->num_leaves; i++) {
|
|
|
|
|
if (ci->info_list[i].level == level) {
|
|
|
|
|
if (ci->info_list[i].attributes & CACHE_ID)
|
|
|
|
|
return ci->info_list[i].id;
|
|
|
|
|
return -1;
|
|
|
|
|
}
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
return -1;
|
|
|
|
|
}
|
|
|
|
|
|
2023-04-14 08:14:52 +00:00
|
|
|
#ifdef CONFIG_ARM64
|
|
|
|
|
#define use_arch_cache_info() (true)
|
|
|
|
|
#else
|
|
|
|
|
#define use_arch_cache_info() (false)
|
|
|
|
|
#endif
|
|
|
|
|
|
2014-09-30 13:48:25 +00:00
|
|
|
#endif /* _LINUX_CACHEINFO_H */
|