2005-04-16 22:20:36 +00:00
|
|
|
/*
|
|
|
|
* Code to handle x86 style IRQs plus some generic interrupt stuff.
|
|
|
|
*
|
|
|
|
* Copyright (C) 1992 Linus Torvalds
|
|
|
|
* Copyright (C) 1994, 1995, 1996, 1997, 1998 Ralf Baechle
|
|
|
|
* Copyright (C) 1999 SuSE GmbH (Philipp Rumpf, prumpf@tux.org)
|
|
|
|
* Copyright (C) 1999-2000 Grant Grundler
|
|
|
|
* Copyright (c) 2005 Matthew Wilcox
|
|
|
|
*
|
|
|
|
* This program is free software; you can redistribute it and/or modify
|
|
|
|
* it under the terms of the GNU General Public License as published by
|
|
|
|
* the Free Software Foundation; either version 2, or (at your option)
|
|
|
|
* any later version.
|
|
|
|
*
|
|
|
|
* This program is distributed in the hope that it will be useful,
|
|
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
|
|
* GNU General Public License for more details.
|
|
|
|
*
|
|
|
|
* You should have received a copy of the GNU General Public License
|
|
|
|
* along with this program; if not, write to the Free Software
|
|
|
|
* Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.
|
|
|
|
*/
|
|
|
|
#include <linux/bitops.h>
|
|
|
|
#include <linux/errno.h>
|
|
|
|
#include <linux/init.h>
|
|
|
|
#include <linux/interrupt.h>
|
|
|
|
#include <linux/kernel_stat.h>
|
|
|
|
#include <linux/seq_file.h>
|
|
|
|
#include <linux/spinlock.h>
|
|
|
|
#include <linux/types.h>
|
2005-11-17 21:28:37 +00:00
|
|
|
#include <asm/io.h>
|
2005-04-16 22:20:36 +00:00
|
|
|
|
2005-11-17 21:27:44 +00:00
|
|
|
#include <asm/smp.h>
|
|
|
|
|
2005-04-16 22:20:36 +00:00
|
|
|
#undef PARISC_IRQ_CR16_COUNTS
|
|
|
|
|
2006-10-07 02:47:23 +00:00
|
|
|
extern irqreturn_t timer_interrupt(int, void *);
|
|
|
|
extern irqreturn_t ipi_interrupt(int, void *);
|
2005-04-16 22:20:36 +00:00
|
|
|
|
|
|
|
#define EIEM_MASK(irq) (1UL<<(CPU_IRQ_MAX - irq))
|
|
|
|
|
|
|
|
/* Bits in EIEM correlate with cpu_irq_action[].
|
|
|
|
** Numbered *Big Endian*! (ie bit 0 is MSB)
|
|
|
|
*/
|
|
|
|
static volatile unsigned long cpu_eiem = 0;
|
|
|
|
|
2006-09-09 19:36:25 +00:00
|
|
|
/*
|
2007-06-10 22:31:41 +00:00
|
|
|
** local ACK bitmap ... habitually set to 1, but reset to zero
|
2006-09-09 19:36:25 +00:00
|
|
|
** between ->ack() and ->end() of the interrupt to prevent
|
|
|
|
** re-interruption of a processing interrupt.
|
|
|
|
*/
|
|
|
|
static DEFINE_PER_CPU(unsigned long, local_ack_eiem) = ~0UL;
|
|
|
|
|
2010-10-14 04:12:23 +00:00
|
|
|
static void cpu_mask_irq(unsigned int irq)
|
2005-04-16 22:20:36 +00:00
|
|
|
{
|
|
|
|
unsigned long eirr_bit = EIEM_MASK(irq);
|
|
|
|
|
|
|
|
cpu_eiem &= ~eirr_bit;
|
2005-11-17 21:27:02 +00:00
|
|
|
/* Do nothing on the other CPUs. If they get this interrupt,
|
|
|
|
* The & cpu_eiem in the do_cpu_irq_mask() ensures they won't
|
|
|
|
* handle it, and the set_eiem() at the bottom will ensure it
|
|
|
|
* then gets disabled */
|
2005-04-16 22:20:36 +00:00
|
|
|
}
|
|
|
|
|
2010-10-14 04:12:23 +00:00
|
|
|
static void cpu_unmask_irq(unsigned int irq)
|
2005-04-16 22:20:36 +00:00
|
|
|
{
|
|
|
|
unsigned long eirr_bit = EIEM_MASK(irq);
|
|
|
|
|
|
|
|
cpu_eiem |= eirr_bit;
|
2005-11-17 21:27:02 +00:00
|
|
|
|
|
|
|
/* This is just a simple NOP IPI. But what it does is cause
|
|
|
|
* all the other CPUs to do a set_eiem(cpu_eiem) at the end
|
|
|
|
* of the interrupt handler */
|
|
|
|
smp_send_all_nop();
|
2005-04-16 22:20:36 +00:00
|
|
|
}
|
|
|
|
|
2006-09-09 19:36:25 +00:00
|
|
|
void cpu_ack_irq(unsigned int irq)
|
|
|
|
{
|
|
|
|
unsigned long mask = EIEM_MASK(irq);
|
|
|
|
int cpu = smp_processor_id();
|
|
|
|
|
|
|
|
/* Clear in EIEM so we can no longer process */
|
2007-06-10 22:31:41 +00:00
|
|
|
per_cpu(local_ack_eiem, cpu) &= ~mask;
|
2006-09-09 19:36:25 +00:00
|
|
|
|
|
|
|
/* disable the interrupt */
|
2007-06-10 22:31:41 +00:00
|
|
|
set_eiem(cpu_eiem & per_cpu(local_ack_eiem, cpu));
|
|
|
|
|
2006-09-09 19:36:25 +00:00
|
|
|
/* and now ack it */
|
|
|
|
mtctl(mask, 23);
|
|
|
|
}
|
|
|
|
|
2010-10-14 04:12:23 +00:00
|
|
|
void cpu_eoi_irq(unsigned int irq)
|
2006-09-09 19:36:25 +00:00
|
|
|
{
|
|
|
|
unsigned long mask = EIEM_MASK(irq);
|
|
|
|
int cpu = smp_processor_id();
|
|
|
|
|
|
|
|
/* set it in the eiems---it's no longer in process */
|
2007-06-10 22:31:41 +00:00
|
|
|
per_cpu(local_ack_eiem, cpu) |= mask;
|
2006-09-09 19:36:25 +00:00
|
|
|
|
|
|
|
/* enable the interrupt */
|
2007-06-10 22:31:41 +00:00
|
|
|
set_eiem(cpu_eiem & per_cpu(local_ack_eiem, cpu));
|
2006-09-09 19:36:25 +00:00
|
|
|
}
|
|
|
|
|
2005-11-17 21:28:37 +00:00
|
|
|
#ifdef CONFIG_SMP
|
2009-02-16 08:20:54 +00:00
|
|
|
int cpu_check_affinity(unsigned int irq, const struct cpumask *dest)
|
2005-11-17 21:28:37 +00:00
|
|
|
{
|
|
|
|
int cpu_dest;
|
|
|
|
|
|
|
|
/* timer and ipi have to always be received on all CPUs */
|
2011-02-07 18:28:01 +00:00
|
|
|
if (CHECK_IRQ_PER_CPU(irq_to_desc(irq)->status)) {
|
2005-11-17 21:28:37 +00:00
|
|
|
/* Bad linux design decision. The mask has already
|
|
|
|
* been set; we must reset it */
|
2009-06-06 21:54:28 +00:00
|
|
|
cpumask_setall(irq_desc[irq].affinity);
|
2005-11-17 21:28:37 +00:00
|
|
|
return -EINVAL;
|
|
|
|
}
|
|
|
|
|
|
|
|
/* whatever mask they set, we just allow one CPU */
|
|
|
|
cpu_dest = first_cpu(*dest);
|
|
|
|
|
2009-02-16 08:20:54 +00:00
|
|
|
return cpu_dest;
|
2005-11-17 21:28:37 +00:00
|
|
|
}
|
|
|
|
|
2009-04-28 00:59:21 +00:00
|
|
|
static int cpu_set_affinity_irq(unsigned int irq, const struct cpumask *dest)
|
2005-11-17 21:28:37 +00:00
|
|
|
{
|
2009-02-16 08:20:54 +00:00
|
|
|
int cpu_dest;
|
|
|
|
|
|
|
|
cpu_dest = cpu_check_affinity(irq, dest);
|
|
|
|
if (cpu_dest < 0)
|
2009-04-28 00:59:21 +00:00
|
|
|
return -1;
|
2005-11-17 21:28:37 +00:00
|
|
|
|
2009-06-06 21:54:28 +00:00
|
|
|
cpumask_copy(irq_desc[irq].affinity, dest);
|
2009-04-28 00:59:21 +00:00
|
|
|
|
|
|
|
return 0;
|
2005-11-17 21:28:37 +00:00
|
|
|
}
|
|
|
|
#endif
|
|
|
|
|
2009-06-10 19:56:04 +00:00
|
|
|
static struct irq_chip cpu_interrupt_type = {
|
2009-11-17 22:50:59 +00:00
|
|
|
.name = "CPU",
|
2010-10-14 04:12:23 +00:00
|
|
|
.mask = cpu_mask_irq,
|
|
|
|
.unmask = cpu_unmask_irq,
|
2006-09-09 19:36:25 +00:00
|
|
|
.ack = cpu_ack_irq,
|
2010-10-14 04:12:23 +00:00
|
|
|
.eoi = cpu_eoi_irq,
|
2005-11-17 21:28:37 +00:00
|
|
|
#ifdef CONFIG_SMP
|
|
|
|
.set_affinity = cpu_set_affinity_irq,
|
|
|
|
#endif
|
2006-06-29 09:24:44 +00:00
|
|
|
/* XXX: Needs to be written. We managed without it so far, but
|
|
|
|
* we really ought to write it.
|
|
|
|
*/
|
|
|
|
.retrigger = NULL,
|
2005-04-16 22:20:36 +00:00
|
|
|
};
|
|
|
|
|
|
|
|
int show_interrupts(struct seq_file *p, void *v)
|
|
|
|
{
|
|
|
|
int i = *(loff_t *) v, j;
|
|
|
|
unsigned long flags;
|
|
|
|
|
|
|
|
if (i == 0) {
|
|
|
|
seq_puts(p, " ");
|
|
|
|
for_each_online_cpu(j)
|
|
|
|
seq_printf(p, " CPU%d", j);
|
|
|
|
|
|
|
|
#ifdef PARISC_IRQ_CR16_COUNTS
|
|
|
|
seq_printf(p, " [min/avg/max] (CPU cycle counts)");
|
|
|
|
#endif
|
|
|
|
seq_putc(p, '\n');
|
|
|
|
}
|
|
|
|
|
|
|
|
if (i < NR_IRQS) {
|
|
|
|
struct irqaction *action;
|
|
|
|
|
2009-11-17 15:46:45 +00:00
|
|
|
raw_spin_lock_irqsave(&irq_desc[i].lock, flags);
|
2005-04-16 22:20:36 +00:00
|
|
|
action = irq_desc[i].action;
|
|
|
|
if (!action)
|
|
|
|
goto skip;
|
|
|
|
seq_printf(p, "%3d: ", i);
|
|
|
|
#ifdef CONFIG_SMP
|
|
|
|
for_each_online_cpu(j)
|
2009-01-11 08:29:15 +00:00
|
|
|
seq_printf(p, "%10u ", kstat_irqs_cpu(i, j));
|
2005-04-16 22:20:36 +00:00
|
|
|
#else
|
|
|
|
seq_printf(p, "%10u ", kstat_irqs(i));
|
|
|
|
#endif
|
|
|
|
|
2009-11-17 22:50:59 +00:00
|
|
|
seq_printf(p, " %14s", irq_desc[i].chip->name);
|
2005-04-16 22:20:36 +00:00
|
|
|
#ifndef PARISC_IRQ_CR16_COUNTS
|
|
|
|
seq_printf(p, " %s", action->name);
|
|
|
|
|
|
|
|
while ((action = action->next))
|
|
|
|
seq_printf(p, ", %s", action->name);
|
|
|
|
#else
|
|
|
|
for ( ;action; action = action->next) {
|
|
|
|
unsigned int k, avg, min, max;
|
|
|
|
|
|
|
|
min = max = action->cr16_hist[0];
|
|
|
|
|
|
|
|
for (avg = k = 0; k < PARISC_CR16_HIST_SIZE; k++) {
|
|
|
|
int hist = action->cr16_hist[k];
|
|
|
|
|
|
|
|
if (hist) {
|
|
|
|
avg += hist;
|
|
|
|
} else
|
|
|
|
break;
|
|
|
|
|
|
|
|
if (hist > max) max = hist;
|
|
|
|
if (hist < min) min = hist;
|
|
|
|
}
|
|
|
|
|
|
|
|
avg /= k;
|
|
|
|
seq_printf(p, " %s[%d/%d/%d]", action->name,
|
|
|
|
min,avg,max);
|
|
|
|
}
|
|
|
|
#endif
|
|
|
|
|
|
|
|
seq_putc(p, '\n');
|
|
|
|
skip:
|
2009-11-17 15:46:45 +00:00
|
|
|
raw_spin_unlock_irqrestore(&irq_desc[i].lock, flags);
|
2005-04-16 22:20:36 +00:00
|
|
|
}
|
|
|
|
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
/*
|
|
|
|
** The following form a "set": Virtual IRQ, Transaction Address, Trans Data.
|
|
|
|
** Respectively, these map to IRQ region+EIRR, Processor HPA, EIRR bit.
|
|
|
|
**
|
|
|
|
** To use txn_XXX() interfaces, get a Virtual IRQ first.
|
|
|
|
** Then use that to get the Transaction address and data.
|
|
|
|
*/
|
|
|
|
|
2006-08-14 02:25:45 +00:00
|
|
|
int cpu_claim_irq(unsigned int irq, struct irq_chip *type, void *data)
|
2005-04-16 22:20:36 +00:00
|
|
|
{
|
|
|
|
if (irq_desc[irq].action)
|
|
|
|
return -EBUSY;
|
[PATCH] genirq: rename desc->handler to desc->chip
This patch-queue improves the generic IRQ layer to be truly generic, by adding
various abstractions and features to it, without impacting existing
functionality.
While the queue can be best described as "fix and improve everything in the
generic IRQ layer that we could think of", and thus it consists of many
smaller features and lots of cleanups, the one feature that stands out most is
the new 'irq chip' abstraction.
The irq-chip abstraction is about describing and coding and IRQ controller
driver by mapping its raw hardware capabilities [and quirks, if needed] in a
straightforward way, without having to think about "IRQ flow"
(level/edge/etc.) type of details.
This stands in contrast with the current 'irq-type' model of genirq
architectures, which 'mixes' raw hardware capabilities with 'flow' details.
The patchset supports both types of irq controller designs at once, and
converts i386 and x86_64 to the new irq-chip design.
As a bonus side-effect of the irq-chip approach, chained interrupt controllers
(master/slave PIC constructs, etc.) are now supported by design as well.
The end result of this patchset intends to be simpler architecture-level code
and more consolidation between architectures.
We reused many bits of code and many concepts from Russell King's ARM IRQ
layer, the merging of which was one of the motivations for this patchset.
This patch:
rename desc->handler to desc->chip.
Originally i did not want to do this, because it's a big patch. But having
both "desc->handler", "desc->handle_irq" and "action->handler" caused a
large degree of confusion and made the code appear alot less clean than it
truly is.
I have also attempted a dual approach as well by introducing a
desc->chip alias - but that just wasnt robust enough and broke
frequently.
So lets get over with this quickly. The conversion was done automatically
via scripts and converts all the code in the kernel.
This renaming patch is the first one amongst the patches, so that the
remaining patches can stay flexible and can be merged and split up
without having some big monolithic patch act as a merge barrier.
[akpm@osdl.org: build fix]
[akpm@osdl.org: another build fix]
Signed-off-by: Ingo Molnar <mingo@elte.hu>
Signed-off-by: Thomas Gleixner <tglx@linutronix.de>
Signed-off-by: Andrew Morton <akpm@osdl.org>
Signed-off-by: Linus Torvalds <torvalds@osdl.org>
2006-06-29 09:24:36 +00:00
|
|
|
if (irq_desc[irq].chip != &cpu_interrupt_type)
|
2005-04-16 22:20:36 +00:00
|
|
|
return -EBUSY;
|
|
|
|
|
2010-10-14 01:00:55 +00:00
|
|
|
/* for iosapic interrupts */
|
2005-04-16 22:20:36 +00:00
|
|
|
if (type) {
|
2010-12-03 02:01:05 +00:00
|
|
|
set_irq_chip_and_handler(irq, type, handle_percpu_irq);
|
2010-10-14 01:00:55 +00:00
|
|
|
set_irq_chip_data(irq, data);
|
2010-10-14 04:12:23 +00:00
|
|
|
cpu_unmask_irq(irq);
|
2005-04-16 22:20:36 +00:00
|
|
|
}
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
int txn_claim_irq(int irq)
|
|
|
|
{
|
|
|
|
return cpu_claim_irq(irq, NULL, NULL) ? -1 : irq;
|
|
|
|
}
|
|
|
|
|
|
|
|
/*
|
|
|
|
* The bits_wide parameter accommodates the limitations of the HW/SW which
|
|
|
|
* use these bits:
|
|
|
|
* Legacy PA I/O (GSC/NIO): 5 bits (architected EIM register)
|
|
|
|
* V-class (EPIC): 6 bits
|
|
|
|
* N/L/A-class (iosapic): 8 bits
|
|
|
|
* PCI 2.2 MSI: 16 bits
|
|
|
|
* Some PCI devices: 32 bits (Symbios SCSI/ATM/HyperFabric)
|
|
|
|
*
|
|
|
|
* On the service provider side:
|
|
|
|
* o PA 1.1 (and PA2.0 narrow mode) 5-bits (width of EIR register)
|
|
|
|
* o PA 2.0 wide mode 6-bits (per processor)
|
|
|
|
* o IA64 8-bits (0-256 total)
|
|
|
|
*
|
|
|
|
* So a Legacy PA I/O device on a PA 2.0 box can't use all the bits supported
|
|
|
|
* by the processor...and the N/L-class I/O subsystem supports more bits than
|
|
|
|
* PA2.0 has. The first case is the problem.
|
|
|
|
*/
|
|
|
|
int txn_alloc_irq(unsigned int bits_wide)
|
|
|
|
{
|
|
|
|
int irq;
|
|
|
|
|
|
|
|
/* never return irq 0 cause that's the interval timer */
|
|
|
|
for (irq = CPU_IRQ_BASE + 1; irq <= CPU_IRQ_MAX; irq++) {
|
|
|
|
if (cpu_claim_irq(irq, NULL, NULL) < 0)
|
|
|
|
continue;
|
|
|
|
if ((irq - CPU_IRQ_BASE) >= (1 << bits_wide))
|
|
|
|
continue;
|
|
|
|
return irq;
|
|
|
|
}
|
|
|
|
|
|
|
|
/* unlikely, but be prepared */
|
|
|
|
return -1;
|
|
|
|
}
|
|
|
|
|
2005-11-17 21:29:16 +00:00
|
|
|
|
2005-11-17 21:28:37 +00:00
|
|
|
unsigned long txn_affinity_addr(unsigned int irq, int cpu)
|
|
|
|
{
|
2005-11-17 21:29:16 +00:00
|
|
|
#ifdef CONFIG_SMP
|
2009-06-06 21:54:28 +00:00
|
|
|
cpumask_copy(irq_desc[irq].affinity, cpumask_of(cpu));
|
2005-11-17 21:29:16 +00:00
|
|
|
#endif
|
2005-11-17 21:28:37 +00:00
|
|
|
|
2008-12-31 03:12:10 +00:00
|
|
|
return per_cpu(cpu_data, cpu).txn_addr;
|
2005-11-17 21:28:37 +00:00
|
|
|
}
|
|
|
|
|
2005-11-17 21:29:16 +00:00
|
|
|
|
2005-04-16 22:20:36 +00:00
|
|
|
unsigned long txn_alloc_addr(unsigned int virt_irq)
|
|
|
|
{
|
|
|
|
static int next_cpu = -1;
|
|
|
|
|
|
|
|
next_cpu++; /* assign to "next" CPU we want this bugger on */
|
|
|
|
|
|
|
|
/* validate entry */
|
2009-03-16 03:49:37 +00:00
|
|
|
while ((next_cpu < nr_cpu_ids) &&
|
2008-12-31 03:12:10 +00:00
|
|
|
(!per_cpu(cpu_data, next_cpu).txn_addr ||
|
|
|
|
!cpu_online(next_cpu)))
|
2005-04-16 22:20:36 +00:00
|
|
|
next_cpu++;
|
|
|
|
|
2009-03-16 03:49:37 +00:00
|
|
|
if (next_cpu >= nr_cpu_ids)
|
2005-04-16 22:20:36 +00:00
|
|
|
next_cpu = 0; /* nothing else, assign monarch */
|
|
|
|
|
2005-11-17 21:28:37 +00:00
|
|
|
return txn_affinity_addr(virt_irq, next_cpu);
|
2005-04-16 22:20:36 +00:00
|
|
|
}
|
|
|
|
|
|
|
|
|
|
|
|
unsigned int txn_alloc_data(unsigned int virt_irq)
|
|
|
|
{
|
|
|
|
return virt_irq - CPU_IRQ_BASE;
|
|
|
|
}
|
|
|
|
|
2006-09-09 19:36:25 +00:00
|
|
|
static inline int eirr_to_irq(unsigned long eirr)
|
|
|
|
{
|
2006-12-31 00:24:37 +00:00
|
|
|
int bit = fls_long(eirr);
|
2006-09-09 19:36:25 +00:00
|
|
|
return (BITS_PER_LONG - bit) + TIMER_IRQ;
|
|
|
|
}
|
|
|
|
|
2005-04-16 22:20:36 +00:00
|
|
|
/* ONLY called from entry.S:intr_extint() */
|
|
|
|
void do_cpu_irq_mask(struct pt_regs *regs)
|
|
|
|
{
|
2006-10-07 11:11:07 +00:00
|
|
|
struct pt_regs *old_regs;
|
2005-04-16 22:20:36 +00:00
|
|
|
unsigned long eirr_val;
|
2006-09-09 19:36:25 +00:00
|
|
|
int irq, cpu = smp_processor_id();
|
2005-11-17 21:29:16 +00:00
|
|
|
#ifdef CONFIG_SMP
|
2006-09-09 19:36:25 +00:00
|
|
|
cpumask_t dest;
|
2005-11-17 21:29:16 +00:00
|
|
|
#endif
|
2005-04-16 22:20:36 +00:00
|
|
|
|
2006-10-07 11:11:07 +00:00
|
|
|
old_regs = set_irq_regs(regs);
|
2006-09-09 19:36:25 +00:00
|
|
|
local_irq_disable();
|
|
|
|
irq_enter();
|
2005-04-16 22:20:36 +00:00
|
|
|
|
2007-06-10 22:31:41 +00:00
|
|
|
eirr_val = mfctl(23) & cpu_eiem & per_cpu(local_ack_eiem, cpu);
|
2006-09-09 19:36:25 +00:00
|
|
|
if (!eirr_val)
|
|
|
|
goto set_out;
|
|
|
|
irq = eirr_to_irq(eirr_val);
|
2005-11-17 21:28:37 +00:00
|
|
|
|
2006-09-09 19:36:25 +00:00
|
|
|
#ifdef CONFIG_SMP
|
2009-06-06 21:54:28 +00:00
|
|
|
cpumask_copy(&dest, irq_desc[irq].affinity);
|
2006-09-09 19:36:25 +00:00
|
|
|
if (CHECK_IRQ_PER_CPU(irq_desc[irq].status) &&
|
|
|
|
!cpu_isset(smp_processor_id(), dest)) {
|
|
|
|
int cpu = first_cpu(dest);
|
|
|
|
|
|
|
|
printk(KERN_DEBUG "redirecting irq %d from CPU %d to %d\n",
|
|
|
|
irq, smp_processor_id(), cpu);
|
|
|
|
gsc_writel(irq + CPU_IRQ_BASE,
|
2008-12-31 03:12:10 +00:00
|
|
|
per_cpu(cpu_data, cpu).hpa);
|
2006-09-09 19:36:25 +00:00
|
|
|
goto set_out;
|
2005-04-16 22:20:36 +00:00
|
|
|
}
|
2006-09-09 19:36:25 +00:00
|
|
|
#endif
|
2010-10-14 01:00:55 +00:00
|
|
|
generic_handle_irq(irq);
|
2005-11-17 21:26:20 +00:00
|
|
|
|
2006-09-09 19:36:25 +00:00
|
|
|
out:
|
2005-04-16 22:20:36 +00:00
|
|
|
irq_exit();
|
2006-10-07 11:11:07 +00:00
|
|
|
set_irq_regs(old_regs);
|
2006-09-09 19:36:25 +00:00
|
|
|
return;
|
2005-04-16 22:20:36 +00:00
|
|
|
|
2006-09-09 19:36:25 +00:00
|
|
|
set_out:
|
2007-06-10 22:31:41 +00:00
|
|
|
set_eiem(cpu_eiem & per_cpu(local_ack_eiem, cpu));
|
2006-09-09 19:36:25 +00:00
|
|
|
goto out;
|
|
|
|
}
|
2005-04-16 22:20:36 +00:00
|
|
|
|
|
|
|
static struct irqaction timer_action = {
|
|
|
|
.handler = timer_interrupt,
|
|
|
|
.name = "timer",
|
2007-05-08 07:35:36 +00:00
|
|
|
.flags = IRQF_DISABLED | IRQF_TIMER | IRQF_PERCPU | IRQF_IRQPOLL,
|
2005-04-16 22:20:36 +00:00
|
|
|
};
|
|
|
|
|
|
|
|
#ifdef CONFIG_SMP
|
|
|
|
static struct irqaction ipi_action = {
|
|
|
|
.handler = ipi_interrupt,
|
|
|
|
.name = "IPI",
|
2006-09-09 19:36:25 +00:00
|
|
|
.flags = IRQF_DISABLED | IRQF_PERCPU,
|
2005-04-16 22:20:36 +00:00
|
|
|
};
|
|
|
|
#endif
|
|
|
|
|
|
|
|
static void claim_cpu_irqs(void)
|
|
|
|
{
|
|
|
|
int i;
|
|
|
|
for (i = CPU_IRQ_BASE; i <= CPU_IRQ_MAX; i++) {
|
2010-10-14 04:12:23 +00:00
|
|
|
set_irq_chip_and_handler(i, &cpu_interrupt_type,
|
2010-12-02 23:36:47 +00:00
|
|
|
handle_percpu_irq);
|
2005-04-16 22:20:36 +00:00
|
|
|
}
|
|
|
|
|
2010-10-14 01:00:55 +00:00
|
|
|
set_irq_handler(TIMER_IRQ, handle_percpu_irq);
|
|
|
|
setup_irq(TIMER_IRQ, &timer_action);
|
2005-04-16 22:20:36 +00:00
|
|
|
#ifdef CONFIG_SMP
|
2010-10-14 01:00:55 +00:00
|
|
|
set_irq_handler(IPI_IRQ, handle_percpu_irq);
|
|
|
|
setup_irq(IPI_IRQ, &ipi_action);
|
2005-04-16 22:20:36 +00:00
|
|
|
#endif
|
|
|
|
}
|
|
|
|
|
|
|
|
void __init init_IRQ(void)
|
|
|
|
{
|
|
|
|
local_irq_disable(); /* PARANOID - should already be disabled */
|
|
|
|
mtctl(~0UL, 23); /* EIRR : clear all pending external intr */
|
|
|
|
claim_cpu_irqs();
|
|
|
|
#ifdef CONFIG_SMP
|
|
|
|
if (!cpu_eiem)
|
|
|
|
cpu_eiem = EIEM_MASK(IPI_IRQ) | EIEM_MASK(TIMER_IRQ);
|
|
|
|
#else
|
|
|
|
cpu_eiem = EIEM_MASK(TIMER_IRQ);
|
|
|
|
#endif
|
|
|
|
set_eiem(cpu_eiem); /* EIEM : enable all external intr */
|
|
|
|
|
|
|
|
}
|
2010-10-14 01:00:55 +00:00
|
|
|
|