2005-04-16 22:20:36 +00:00
|
|
|
/*
|
|
|
|
* Driver for Motorola IMX serial ports
|
|
|
|
*
|
|
|
|
* Based on drivers/char/serial.c, by Linus Torvalds, Theodore Ts'o.
|
|
|
|
*
|
|
|
|
* Author: Sascha Hauer <sascha@saschahauer.de>
|
|
|
|
* Copyright (C) 2004 Pengutronix
|
|
|
|
*
|
2009-06-11 13:53:18 +00:00
|
|
|
* Copyright (C) 2009 emlix GmbH
|
|
|
|
* Author: Fabian Godehardt (added IrDA support for iMX)
|
|
|
|
*
|
2005-04-16 22:20:36 +00:00
|
|
|
* This program is free software; you can redistribute it and/or modify
|
|
|
|
* it under the terms of the GNU General Public License as published by
|
|
|
|
* the Free Software Foundation; either version 2 of the License, or
|
|
|
|
* (at your option) any later version.
|
|
|
|
*
|
|
|
|
* This program is distributed in the hope that it will be useful,
|
|
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
|
|
* GNU General Public License for more details.
|
|
|
|
*
|
|
|
|
* You should have received a copy of the GNU General Public License
|
|
|
|
* along with this program; if not, write to the Free Software
|
|
|
|
* Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
|
|
|
|
*
|
|
|
|
* [29-Mar-2005] Mike Lee
|
|
|
|
* Added hardware handshake
|
|
|
|
*/
|
|
|
|
|
|
|
|
#if defined(CONFIG_SERIAL_IMX_CONSOLE) && defined(CONFIG_MAGIC_SYSRQ)
|
|
|
|
#define SUPPORT_SYSRQ
|
|
|
|
#endif
|
|
|
|
|
|
|
|
#include <linux/module.h>
|
|
|
|
#include <linux/ioport.h>
|
|
|
|
#include <linux/init.h>
|
|
|
|
#include <linux/console.h>
|
|
|
|
#include <linux/sysrq.h>
|
2005-10-29 18:07:23 +00:00
|
|
|
#include <linux/platform_device.h>
|
2005-04-16 22:20:36 +00:00
|
|
|
#include <linux/tty.h>
|
|
|
|
#include <linux/tty_flip.h>
|
|
|
|
#include <linux/serial_core.h>
|
|
|
|
#include <linux/serial.h>
|
2008-07-05 08:02:46 +00:00
|
|
|
#include <linux/clk.h>
|
2009-06-11 13:53:18 +00:00
|
|
|
#include <linux/delay.h>
|
2009-06-11 13:52:23 +00:00
|
|
|
#include <linux/rational.h>
|
include cleanup: Update gfp.h and slab.h includes to prepare for breaking implicit slab.h inclusion from percpu.h
percpu.h is included by sched.h and module.h and thus ends up being
included when building most .c files. percpu.h includes slab.h which
in turn includes gfp.h making everything defined by the two files
universally available and complicating inclusion dependencies.
percpu.h -> slab.h dependency is about to be removed. Prepare for
this change by updating users of gfp and slab facilities include those
headers directly instead of assuming availability. As this conversion
needs to touch large number of source files, the following script is
used as the basis of conversion.
http://userweb.kernel.org/~tj/misc/slabh-sweep.py
The script does the followings.
* Scan files for gfp and slab usages and update includes such that
only the necessary includes are there. ie. if only gfp is used,
gfp.h, if slab is used, slab.h.
* When the script inserts a new include, it looks at the include
blocks and try to put the new include such that its order conforms
to its surrounding. It's put in the include block which contains
core kernel includes, in the same order that the rest are ordered -
alphabetical, Christmas tree, rev-Xmas-tree or at the end if there
doesn't seem to be any matching order.
* If the script can't find a place to put a new include (mostly
because the file doesn't have fitting include block), it prints out
an error message indicating which .h file needs to be added to the
file.
The conversion was done in the following steps.
1. The initial automatic conversion of all .c files updated slightly
over 4000 files, deleting around 700 includes and adding ~480 gfp.h
and ~3000 slab.h inclusions. The script emitted errors for ~400
files.
2. Each error was manually checked. Some didn't need the inclusion,
some needed manual addition while adding it to implementation .h or
embedding .c file was more appropriate for others. This step added
inclusions to around 150 files.
3. The script was run again and the output was compared to the edits
from #2 to make sure no file was left behind.
4. Several build tests were done and a couple of problems were fixed.
e.g. lib/decompress_*.c used malloc/free() wrappers around slab
APIs requiring slab.h to be added manually.
5. The script was run on all .h files but without automatically
editing them as sprinkling gfp.h and slab.h inclusions around .h
files could easily lead to inclusion dependency hell. Most gfp.h
inclusion directives were ignored as stuff from gfp.h was usually
wildly available and often used in preprocessor macros. Each
slab.h inclusion directive was examined and added manually as
necessary.
6. percpu.h was updated not to include slab.h.
7. Build test were done on the following configurations and failures
were fixed. CONFIG_GCOV_KERNEL was turned off for all tests (as my
distributed build env didn't work with gcov compiles) and a few
more options had to be turned off depending on archs to make things
build (like ipr on powerpc/64 which failed due to missing writeq).
* x86 and x86_64 UP and SMP allmodconfig and a custom test config.
* powerpc and powerpc64 SMP allmodconfig
* sparc and sparc64 SMP allmodconfig
* ia64 SMP allmodconfig
* s390 SMP allmodconfig
* alpha SMP allmodconfig
* um on x86_64 SMP allmodconfig
8. percpu.h modifications were reverted so that it could be applied as
a separate patch and serve as bisection point.
Given the fact that I had only a couple of failures from tests on step
6, I'm fairly confident about the coverage of this conversion patch.
If there is a breakage, it's likely to be something in one of the arch
headers which should be easily discoverable easily on most builds of
the specific arch.
Signed-off-by: Tejun Heo <tj@kernel.org>
Guess-its-ok-by: Christoph Lameter <cl@linux-foundation.org>
Cc: Ingo Molnar <mingo@redhat.com>
Cc: Lee Schermerhorn <Lee.Schermerhorn@hp.com>
2010-03-24 08:04:11 +00:00
|
|
|
#include <linux/slab.h>
|
2011-06-24 18:04:34 +00:00
|
|
|
#include <linux/of.h>
|
|
|
|
#include <linux/of_device.h>
|
2012-05-06 12:21:05 +00:00
|
|
|
#include <linux/pinctrl/consumer.h>
|
2005-04-16 22:20:36 +00:00
|
|
|
|
|
|
|
#include <asm/io.h>
|
|
|
|
#include <asm/irq.h>
|
2008-08-05 15:14:15 +00:00
|
|
|
#include <mach/imx-uart.h>
|
2005-04-16 22:20:36 +00:00
|
|
|
|
2007-04-26 07:26:13 +00:00
|
|
|
/* Register definitions */
|
|
|
|
#define URXD0 0x0 /* Receiver Register */
|
|
|
|
#define URTX0 0x40 /* Transmitter Register */
|
|
|
|
#define UCR1 0x80 /* Control Register 1 */
|
|
|
|
#define UCR2 0x84 /* Control Register 2 */
|
|
|
|
#define UCR3 0x88 /* Control Register 3 */
|
|
|
|
#define UCR4 0x8c /* Control Register 4 */
|
|
|
|
#define UFCR 0x90 /* FIFO Control Register */
|
|
|
|
#define USR1 0x94 /* Status Register 1 */
|
|
|
|
#define USR2 0x98 /* Status Register 2 */
|
|
|
|
#define UESC 0x9c /* Escape Character Register */
|
|
|
|
#define UTIM 0xa0 /* Escape Timer Register */
|
|
|
|
#define UBIR 0xa4 /* BRM Incremental Register */
|
|
|
|
#define UBMR 0xa8 /* BRM Modulator Register */
|
|
|
|
#define UBRC 0xac /* Baud Rate Count Register */
|
2011-06-24 18:04:33 +00:00
|
|
|
#define IMX21_ONEMS 0xb0 /* One Millisecond register */
|
|
|
|
#define IMX1_UTS 0xd0 /* UART Test Register on i.mx1 */
|
|
|
|
#define IMX21_UTS 0xb4 /* UART Test Register on all other i.mx*/
|
2007-04-26 07:26:13 +00:00
|
|
|
|
|
|
|
/* UART Control Register Bit Fields.*/
|
|
|
|
#define URXD_CHARRDY (1<<15)
|
|
|
|
#define URXD_ERR (1<<14)
|
|
|
|
#define URXD_OVRRUN (1<<13)
|
|
|
|
#define URXD_FRMERR (1<<12)
|
|
|
|
#define URXD_BRK (1<<11)
|
|
|
|
#define URXD_PRERR (1<<10)
|
2011-03-31 01:57:33 +00:00
|
|
|
#define UCR1_ADEN (1<<15) /* Auto detect interrupt */
|
2007-04-26 07:26:13 +00:00
|
|
|
#define UCR1_ADBR (1<<14) /* Auto detect baud rate */
|
|
|
|
#define UCR1_TRDYEN (1<<13) /* Transmitter ready interrupt enable */
|
|
|
|
#define UCR1_IDEN (1<<12) /* Idle condition interrupt */
|
|
|
|
#define UCR1_RRDYEN (1<<9) /* Recv ready interrupt enable */
|
|
|
|
#define UCR1_RDMAEN (1<<8) /* Recv ready DMA enable */
|
|
|
|
#define UCR1_IREN (1<<7) /* Infrared interface enable */
|
|
|
|
#define UCR1_TXMPTYEN (1<<6) /* Transimitter empty interrupt enable */
|
|
|
|
#define UCR1_RTSDEN (1<<5) /* RTS delta interrupt enable */
|
|
|
|
#define UCR1_SNDBRK (1<<4) /* Send break */
|
|
|
|
#define UCR1_TDMAEN (1<<3) /* Transmitter ready DMA enable */
|
2011-06-24 18:04:33 +00:00
|
|
|
#define IMX1_UCR1_UARTCLKEN (1<<2) /* UART clock enabled, i.mx1 only */
|
2007-04-26 07:26:13 +00:00
|
|
|
#define UCR1_DOZE (1<<1) /* Doze */
|
|
|
|
#define UCR1_UARTEN (1<<0) /* UART enabled */
|
|
|
|
#define UCR2_ESCI (1<<15) /* Escape seq interrupt enable */
|
|
|
|
#define UCR2_IRTS (1<<14) /* Ignore RTS pin */
|
|
|
|
#define UCR2_CTSC (1<<13) /* CTS pin control */
|
|
|
|
#define UCR2_CTS (1<<12) /* Clear to send */
|
|
|
|
#define UCR2_ESCEN (1<<11) /* Escape enable */
|
|
|
|
#define UCR2_PREN (1<<8) /* Parity enable */
|
|
|
|
#define UCR2_PROE (1<<7) /* Parity odd/even */
|
|
|
|
#define UCR2_STPB (1<<6) /* Stop */
|
|
|
|
#define UCR2_WS (1<<5) /* Word size */
|
|
|
|
#define UCR2_RTSEN (1<<4) /* Request to send interrupt enable */
|
2011-12-22 08:57:53 +00:00
|
|
|
#define UCR2_ATEN (1<<3) /* Aging Timer Enable */
|
2007-04-26 07:26:13 +00:00
|
|
|
#define UCR2_TXEN (1<<2) /* Transmitter enabled */
|
|
|
|
#define UCR2_RXEN (1<<1) /* Receiver enabled */
|
|
|
|
#define UCR2_SRST (1<<0) /* SW reset */
|
|
|
|
#define UCR3_DTREN (1<<13) /* DTR interrupt enable */
|
|
|
|
#define UCR3_PARERREN (1<<12) /* Parity enable */
|
|
|
|
#define UCR3_FRAERREN (1<<11) /* Frame error interrupt enable */
|
|
|
|
#define UCR3_DSR (1<<10) /* Data set ready */
|
|
|
|
#define UCR3_DCD (1<<9) /* Data carrier detect */
|
|
|
|
#define UCR3_RI (1<<8) /* Ring indicator */
|
|
|
|
#define UCR3_TIMEOUTEN (1<<7) /* Timeout interrupt enable */
|
|
|
|
#define UCR3_RXDSEN (1<<6) /* Receive status interrupt enable */
|
|
|
|
#define UCR3_AIRINTEN (1<<5) /* Async IR wake interrupt enable */
|
|
|
|
#define UCR3_AWAKEN (1<<4) /* Async wake interrupt enable */
|
2011-06-24 18:04:33 +00:00
|
|
|
#define IMX21_UCR3_RXDMUXSEL (1<<2) /* RXD Muxed Input Select */
|
2007-04-26 07:26:13 +00:00
|
|
|
#define UCR3_INVT (1<<1) /* Inverted Infrared transmission */
|
|
|
|
#define UCR3_BPEN (1<<0) /* Preset registers enable */
|
2010-05-05 09:47:07 +00:00
|
|
|
#define UCR4_CTSTL_SHF 10 /* CTS trigger level shift */
|
|
|
|
#define UCR4_CTSTL_MASK 0x3F /* CTS trigger is 6 bits wide */
|
2007-04-26 07:26:13 +00:00
|
|
|
#define UCR4_INVR (1<<9) /* Inverted infrared reception */
|
|
|
|
#define UCR4_ENIRI (1<<8) /* Serial infrared interrupt enable */
|
|
|
|
#define UCR4_WKEN (1<<7) /* Wake interrupt enable */
|
|
|
|
#define UCR4_REF16 (1<<6) /* Ref freq 16 MHz */
|
|
|
|
#define UCR4_IRSC (1<<5) /* IR special case */
|
|
|
|
#define UCR4_TCEN (1<<3) /* Transmit complete interrupt enable */
|
|
|
|
#define UCR4_BKEN (1<<2) /* Break condition interrupt enable */
|
|
|
|
#define UCR4_OREN (1<<1) /* Receiver overrun interrupt enable */
|
|
|
|
#define UCR4_DREN (1<<0) /* Recv data ready interrupt enable */
|
|
|
|
#define UFCR_RXTL_SHF 0 /* Receiver trigger level shift */
|
|
|
|
#define UFCR_RFDIV (7<<7) /* Reference freq divider mask */
|
2009-06-11 13:53:18 +00:00
|
|
|
#define UFCR_RFDIV_REG(x) (((x) < 7 ? 6 - (x) : 6) << 7)
|
2007-04-26 07:26:13 +00:00
|
|
|
#define UFCR_TXTL_SHF 10 /* Transmitter trigger level shift */
|
|
|
|
#define USR1_PARITYERR (1<<15) /* Parity error interrupt flag */
|
|
|
|
#define USR1_RTSS (1<<14) /* RTS pin status */
|
|
|
|
#define USR1_TRDY (1<<13) /* Transmitter ready interrupt/dma flag */
|
|
|
|
#define USR1_RTSD (1<<12) /* RTS delta */
|
|
|
|
#define USR1_ESCF (1<<11) /* Escape seq interrupt flag */
|
|
|
|
#define USR1_FRAMERR (1<<10) /* Frame error interrupt flag */
|
|
|
|
#define USR1_RRDY (1<<9) /* Receiver ready interrupt/dma flag */
|
|
|
|
#define USR1_TIMEOUT (1<<7) /* Receive timeout interrupt status */
|
|
|
|
#define USR1_RXDS (1<<6) /* Receiver idle interrupt flag */
|
|
|
|
#define USR1_AIRINT (1<<5) /* Async IR wake interrupt flag */
|
|
|
|
#define USR1_AWAKE (1<<4) /* Aysnc wake interrupt flag */
|
|
|
|
#define USR2_ADET (1<<15) /* Auto baud rate detect complete */
|
|
|
|
#define USR2_TXFE (1<<14) /* Transmit buffer FIFO empty */
|
|
|
|
#define USR2_DTRF (1<<13) /* DTR edge interrupt flag */
|
|
|
|
#define USR2_IDLE (1<<12) /* Idle condition */
|
|
|
|
#define USR2_IRINT (1<<8) /* Serial infrared interrupt flag */
|
|
|
|
#define USR2_WAKE (1<<7) /* Wake */
|
|
|
|
#define USR2_RTSF (1<<4) /* RTS edge interrupt flag */
|
|
|
|
#define USR2_TXDC (1<<3) /* Transmitter complete */
|
|
|
|
#define USR2_BRCD (1<<2) /* Break condition */
|
|
|
|
#define USR2_ORE (1<<1) /* Overrun error */
|
|
|
|
#define USR2_RDR (1<<0) /* Recv data ready */
|
|
|
|
#define UTS_FRCPERR (1<<13) /* Force parity error */
|
|
|
|
#define UTS_LOOP (1<<12) /* Loop tx and rx */
|
|
|
|
#define UTS_TXEMPTY (1<<6) /* TxFIFO empty */
|
|
|
|
#define UTS_RXEMPTY (1<<5) /* RxFIFO empty */
|
|
|
|
#define UTS_TXFULL (1<<4) /* TxFIFO full */
|
|
|
|
#define UTS_RXFULL (1<<3) /* RxFIFO full */
|
|
|
|
#define UTS_SOFTRST (1<<0) /* Software reset */
|
|
|
|
|
2005-04-16 22:20:36 +00:00
|
|
|
/* We've been assigned a range on the "Low-density serial ports" major */
|
2008-07-05 08:02:48 +00:00
|
|
|
#define SERIAL_IMX_MAJOR 207
|
|
|
|
#define MINOR_START 16
|
|
|
|
#define DEV_NAME "ttymxc"
|
2005-04-16 22:20:36 +00:00
|
|
|
|
|
|
|
/*
|
|
|
|
* This determines how often we check the modem status signals
|
|
|
|
* for any change. They generally aren't connected to an IRQ
|
|
|
|
* so we have to poll them. We also check immediately before
|
|
|
|
* filling the TX fifo incase CTS has been dropped.
|
|
|
|
*/
|
|
|
|
#define MCTRL_TIMEOUT (250*HZ/1000)
|
|
|
|
|
|
|
|
#define DRIVER_NAME "IMX-uart"
|
|
|
|
|
2008-07-05 08:02:45 +00:00
|
|
|
#define UART_NR 8
|
|
|
|
|
2011-06-24 18:04:33 +00:00
|
|
|
/* i.mx21 type uart runs on all i.mx except i.mx1 */
|
|
|
|
enum imx_uart_type {
|
|
|
|
IMX1_UART,
|
|
|
|
IMX21_UART,
|
|
|
|
};
|
|
|
|
|
|
|
|
/* device type dependent stuff */
|
|
|
|
struct imx_uart_data {
|
|
|
|
unsigned uts_reg;
|
|
|
|
enum imx_uart_type devtype;
|
|
|
|
};
|
|
|
|
|
2005-04-16 22:20:36 +00:00
|
|
|
struct imx_port {
|
|
|
|
struct uart_port port;
|
|
|
|
struct timer_list timer;
|
|
|
|
unsigned int old_status;
|
2006-05-04 13:07:42 +00:00
|
|
|
int txirq,rxirq,rtsirq;
|
2009-06-11 13:36:29 +00:00
|
|
|
unsigned int have_rtscts:1;
|
2009-06-11 13:53:18 +00:00
|
|
|
unsigned int use_irda:1;
|
|
|
|
unsigned int irda_inv_rx:1;
|
|
|
|
unsigned int irda_inv_tx:1;
|
|
|
|
unsigned short trcv_delay; /* transceiver delay */
|
2012-03-07 08:31:43 +00:00
|
|
|
struct clk *clk_ipg;
|
|
|
|
struct clk *clk_per;
|
2011-06-24 18:04:33 +00:00
|
|
|
struct imx_uart_data *devdata;
|
2005-04-16 22:20:36 +00:00
|
|
|
};
|
|
|
|
|
2011-12-22 08:57:52 +00:00
|
|
|
struct imx_port_ucrs {
|
|
|
|
unsigned int ucr1;
|
|
|
|
unsigned int ucr2;
|
|
|
|
unsigned int ucr3;
|
|
|
|
};
|
|
|
|
|
2009-06-11 13:53:18 +00:00
|
|
|
#ifdef CONFIG_IRDA
|
|
|
|
#define USE_IRDA(sport) ((sport)->use_irda)
|
|
|
|
#else
|
|
|
|
#define USE_IRDA(sport) (0)
|
|
|
|
#endif
|
|
|
|
|
2011-06-24 18:04:33 +00:00
|
|
|
static struct imx_uart_data imx_uart_devdata[] = {
|
|
|
|
[IMX1_UART] = {
|
|
|
|
.uts_reg = IMX1_UTS,
|
|
|
|
.devtype = IMX1_UART,
|
|
|
|
},
|
|
|
|
[IMX21_UART] = {
|
|
|
|
.uts_reg = IMX21_UTS,
|
|
|
|
.devtype = IMX21_UART,
|
|
|
|
},
|
|
|
|
};
|
|
|
|
|
|
|
|
static struct platform_device_id imx_uart_devtype[] = {
|
|
|
|
{
|
|
|
|
.name = "imx1-uart",
|
|
|
|
.driver_data = (kernel_ulong_t) &imx_uart_devdata[IMX1_UART],
|
|
|
|
}, {
|
|
|
|
.name = "imx21-uart",
|
|
|
|
.driver_data = (kernel_ulong_t) &imx_uart_devdata[IMX21_UART],
|
|
|
|
}, {
|
|
|
|
/* sentinel */
|
|
|
|
}
|
|
|
|
};
|
|
|
|
MODULE_DEVICE_TABLE(platform, imx_uart_devtype);
|
|
|
|
|
2011-06-24 18:04:34 +00:00
|
|
|
static struct of_device_id imx_uart_dt_ids[] = {
|
|
|
|
{ .compatible = "fsl,imx1-uart", .data = &imx_uart_devdata[IMX1_UART], },
|
|
|
|
{ .compatible = "fsl,imx21-uart", .data = &imx_uart_devdata[IMX21_UART], },
|
|
|
|
{ /* sentinel */ }
|
|
|
|
};
|
|
|
|
MODULE_DEVICE_TABLE(of, imx_uart_dt_ids);
|
|
|
|
|
2011-06-24 18:04:33 +00:00
|
|
|
static inline unsigned uts_reg(struct imx_port *sport)
|
|
|
|
{
|
|
|
|
return sport->devdata->uts_reg;
|
|
|
|
}
|
|
|
|
|
|
|
|
static inline int is_imx1_uart(struct imx_port *sport)
|
|
|
|
{
|
|
|
|
return sport->devdata->devtype == IMX1_UART;
|
|
|
|
}
|
|
|
|
|
|
|
|
static inline int is_imx21_uart(struct imx_port *sport)
|
|
|
|
{
|
|
|
|
return sport->devdata->devtype == IMX21_UART;
|
|
|
|
}
|
|
|
|
|
2011-12-22 08:57:52 +00:00
|
|
|
/*
|
|
|
|
* Save and restore functions for UCR1, UCR2 and UCR3 registers
|
|
|
|
*/
|
|
|
|
static void imx_port_ucrs_save(struct uart_port *port,
|
|
|
|
struct imx_port_ucrs *ucr)
|
|
|
|
{
|
|
|
|
/* save control registers */
|
|
|
|
ucr->ucr1 = readl(port->membase + UCR1);
|
|
|
|
ucr->ucr2 = readl(port->membase + UCR2);
|
|
|
|
ucr->ucr3 = readl(port->membase + UCR3);
|
|
|
|
}
|
|
|
|
|
|
|
|
static void imx_port_ucrs_restore(struct uart_port *port,
|
|
|
|
struct imx_port_ucrs *ucr)
|
|
|
|
{
|
|
|
|
/* restore control registers */
|
|
|
|
writel(ucr->ucr1, port->membase + UCR1);
|
|
|
|
writel(ucr->ucr2, port->membase + UCR2);
|
|
|
|
writel(ucr->ucr3, port->membase + UCR3);
|
|
|
|
}
|
|
|
|
|
2005-04-16 22:20:36 +00:00
|
|
|
/*
|
|
|
|
* Handle any change of modem status signal since we were last called.
|
|
|
|
*/
|
|
|
|
static void imx_mctrl_check(struct imx_port *sport)
|
|
|
|
{
|
|
|
|
unsigned int status, changed;
|
|
|
|
|
|
|
|
status = sport->port.ops->get_mctrl(&sport->port);
|
|
|
|
changed = status ^ sport->old_status;
|
|
|
|
|
|
|
|
if (changed == 0)
|
|
|
|
return;
|
|
|
|
|
|
|
|
sport->old_status = status;
|
|
|
|
|
|
|
|
if (changed & TIOCM_RI)
|
|
|
|
sport->port.icount.rng++;
|
|
|
|
if (changed & TIOCM_DSR)
|
|
|
|
sport->port.icount.dsr++;
|
|
|
|
if (changed & TIOCM_CAR)
|
|
|
|
uart_handle_dcd_change(&sport->port, status & TIOCM_CAR);
|
|
|
|
if (changed & TIOCM_CTS)
|
|
|
|
uart_handle_cts_change(&sport->port, status & TIOCM_CTS);
|
|
|
|
|
2009-09-19 20:13:31 +00:00
|
|
|
wake_up_interruptible(&sport->port.state->port.delta_msr_wait);
|
2005-04-16 22:20:36 +00:00
|
|
|
}
|
|
|
|
|
|
|
|
/*
|
|
|
|
* This is our per-port timeout handler, for checking the
|
|
|
|
* modem status signals.
|
|
|
|
*/
|
|
|
|
static void imx_timeout(unsigned long data)
|
|
|
|
{
|
|
|
|
struct imx_port *sport = (struct imx_port *)data;
|
|
|
|
unsigned long flags;
|
|
|
|
|
2009-09-19 20:13:28 +00:00
|
|
|
if (sport->port.state) {
|
2005-04-16 22:20:36 +00:00
|
|
|
spin_lock_irqsave(&sport->port.lock, flags);
|
|
|
|
imx_mctrl_check(sport);
|
|
|
|
spin_unlock_irqrestore(&sport->port.lock, flags);
|
|
|
|
|
|
|
|
mod_timer(&sport->timer, jiffies + MCTRL_TIMEOUT);
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
|
|
|
/*
|
|
|
|
* interrupts disabled on entry
|
|
|
|
*/
|
2005-08-31 09:12:14 +00:00
|
|
|
static void imx_stop_tx(struct uart_port *port)
|
2005-04-16 22:20:36 +00:00
|
|
|
{
|
|
|
|
struct imx_port *sport = (struct imx_port *)port;
|
2007-04-26 07:26:13 +00:00
|
|
|
unsigned long temp;
|
|
|
|
|
2009-06-11 13:53:18 +00:00
|
|
|
if (USE_IRDA(sport)) {
|
|
|
|
/* half duplex - wait for end of transmission */
|
|
|
|
int n = 256;
|
|
|
|
while ((--n > 0) &&
|
|
|
|
!(readl(sport->port.membase + USR2) & USR2_TXDC)) {
|
|
|
|
udelay(5);
|
|
|
|
barrier();
|
|
|
|
}
|
|
|
|
/*
|
|
|
|
* irda transceiver - wait a bit more to avoid
|
|
|
|
* cutoff, hardware dependent
|
|
|
|
*/
|
|
|
|
udelay(sport->trcv_delay);
|
|
|
|
|
|
|
|
/*
|
|
|
|
* half duplex - reactivate receive mode,
|
|
|
|
* flush receive pipe echo crap
|
|
|
|
*/
|
|
|
|
if (readl(sport->port.membase + USR2) & USR2_TXDC) {
|
|
|
|
temp = readl(sport->port.membase + UCR1);
|
|
|
|
temp &= ~(UCR1_TXMPTYEN | UCR1_TRDYEN);
|
|
|
|
writel(temp, sport->port.membase + UCR1);
|
|
|
|
|
|
|
|
temp = readl(sport->port.membase + UCR4);
|
|
|
|
temp &= ~(UCR4_TCEN);
|
|
|
|
writel(temp, sport->port.membase + UCR4);
|
|
|
|
|
|
|
|
while (readl(sport->port.membase + URXD0) &
|
|
|
|
URXD_CHARRDY)
|
|
|
|
barrier();
|
|
|
|
|
|
|
|
temp = readl(sport->port.membase + UCR1);
|
|
|
|
temp |= UCR1_RRDYEN;
|
|
|
|
writel(temp, sport->port.membase + UCR1);
|
|
|
|
|
|
|
|
temp = readl(sport->port.membase + UCR4);
|
|
|
|
temp |= UCR4_DREN;
|
|
|
|
writel(temp, sport->port.membase + UCR4);
|
|
|
|
}
|
|
|
|
return;
|
|
|
|
}
|
|
|
|
|
2007-04-26 07:26:13 +00:00
|
|
|
temp = readl(sport->port.membase + UCR1);
|
|
|
|
writel(temp & ~UCR1_TXMPTYEN, sport->port.membase + UCR1);
|
2005-04-16 22:20:36 +00:00
|
|
|
}
|
|
|
|
|
|
|
|
/*
|
|
|
|
* interrupts disabled on entry
|
|
|
|
*/
|
|
|
|
static void imx_stop_rx(struct uart_port *port)
|
|
|
|
{
|
|
|
|
struct imx_port *sport = (struct imx_port *)port;
|
2007-04-26 07:26:13 +00:00
|
|
|
unsigned long temp;
|
|
|
|
|
|
|
|
temp = readl(sport->port.membase + UCR2);
|
|
|
|
writel(temp &~ UCR2_RXEN, sport->port.membase + UCR2);
|
2005-04-16 22:20:36 +00:00
|
|
|
}
|
|
|
|
|
|
|
|
/*
|
|
|
|
* Set the modem control timer to fire immediately.
|
|
|
|
*/
|
|
|
|
static void imx_enable_ms(struct uart_port *port)
|
|
|
|
{
|
|
|
|
struct imx_port *sport = (struct imx_port *)port;
|
|
|
|
|
|
|
|
mod_timer(&sport->timer, jiffies);
|
|
|
|
}
|
|
|
|
|
|
|
|
static inline void imx_transmit_buffer(struct imx_port *sport)
|
|
|
|
{
|
2009-09-19 20:13:28 +00:00
|
|
|
struct circ_buf *xmit = &sport->port.state->xmit;
|
2005-04-16 22:20:36 +00:00
|
|
|
|
2010-10-13 09:03:57 +00:00
|
|
|
while (!uart_circ_empty(xmit) &&
|
2011-06-24 18:04:33 +00:00
|
|
|
!(readl(sport->port.membase + uts_reg(sport))
|
|
|
|
& UTS_TXFULL)) {
|
2005-04-16 22:20:36 +00:00
|
|
|
/* send xmit->buf[xmit->tail]
|
|
|
|
* out the port here */
|
2007-04-26 07:26:13 +00:00
|
|
|
writel(xmit->buf[xmit->tail], sport->port.membase + URTX0);
|
2009-06-11 13:35:01 +00:00
|
|
|
xmit->tail = (xmit->tail + 1) & (UART_XMIT_SIZE - 1);
|
2005-04-16 22:20:36 +00:00
|
|
|
sport->port.icount.tx++;
|
2007-02-06 00:10:16 +00:00
|
|
|
}
|
2005-04-16 22:20:36 +00:00
|
|
|
|
2009-06-11 13:37:19 +00:00
|
|
|
if (uart_circ_chars_pending(xmit) < WAKEUP_CHARS)
|
|
|
|
uart_write_wakeup(&sport->port);
|
|
|
|
|
2005-04-16 22:20:36 +00:00
|
|
|
if (uart_circ_empty(xmit))
|
2005-08-31 09:12:14 +00:00
|
|
|
imx_stop_tx(&sport->port);
|
2005-04-16 22:20:36 +00:00
|
|
|
}
|
|
|
|
|
|
|
|
/*
|
|
|
|
* interrupts disabled on entry
|
|
|
|
*/
|
2005-08-31 09:12:14 +00:00
|
|
|
static void imx_start_tx(struct uart_port *port)
|
2005-04-16 22:20:36 +00:00
|
|
|
{
|
|
|
|
struct imx_port *sport = (struct imx_port *)port;
|
2007-04-26 07:26:13 +00:00
|
|
|
unsigned long temp;
|
2005-04-16 22:20:36 +00:00
|
|
|
|
2009-06-11 13:53:18 +00:00
|
|
|
if (USE_IRDA(sport)) {
|
|
|
|
/* half duplex in IrDA mode; have to disable receive mode */
|
|
|
|
temp = readl(sport->port.membase + UCR4);
|
|
|
|
temp &= ~(UCR4_DREN);
|
|
|
|
writel(temp, sport->port.membase + UCR4);
|
|
|
|
|
|
|
|
temp = readl(sport->port.membase + UCR1);
|
|
|
|
temp &= ~(UCR1_RRDYEN);
|
|
|
|
writel(temp, sport->port.membase + UCR1);
|
|
|
|
}
|
|
|
|
|
2007-04-26 07:26:13 +00:00
|
|
|
temp = readl(sport->port.membase + UCR1);
|
|
|
|
writel(temp | UCR1_TXMPTYEN, sport->port.membase + UCR1);
|
2005-04-16 22:20:36 +00:00
|
|
|
|
2009-06-11 13:53:18 +00:00
|
|
|
if (USE_IRDA(sport)) {
|
|
|
|
temp = readl(sport->port.membase + UCR1);
|
|
|
|
temp |= UCR1_TRDYEN;
|
|
|
|
writel(temp, sport->port.membase + UCR1);
|
|
|
|
|
|
|
|
temp = readl(sport->port.membase + UCR4);
|
|
|
|
temp |= UCR4_TCEN;
|
|
|
|
writel(temp, sport->port.membase + UCR4);
|
|
|
|
}
|
|
|
|
|
2011-06-24 18:04:33 +00:00
|
|
|
if (readl(sport->port.membase + uts_reg(sport)) & UTS_TXEMPTY)
|
2007-04-26 07:26:13 +00:00
|
|
|
imx_transmit_buffer(sport);
|
2005-04-16 22:20:36 +00:00
|
|
|
}
|
|
|
|
|
IRQ: Maintain regs pointer globally rather than passing to IRQ handlers
Maintain a per-CPU global "struct pt_regs *" variable which can be used instead
of passing regs around manually through all ~1800 interrupt handlers in the
Linux kernel.
The regs pointer is used in few places, but it potentially costs both stack
space and code to pass it around. On the FRV arch, removing the regs parameter
from all the genirq function results in a 20% speed up of the IRQ exit path
(ie: from leaving timer_interrupt() to leaving do_IRQ()).
Where appropriate, an arch may override the generic storage facility and do
something different with the variable. On FRV, for instance, the address is
maintained in GR28 at all times inside the kernel as part of general exception
handling.
Having looked over the code, it appears that the parameter may be handed down
through up to twenty or so layers of functions. Consider a USB character
device attached to a USB hub, attached to a USB controller that posts its
interrupts through a cascaded auxiliary interrupt controller. A character
device driver may want to pass regs to the sysrq handler through the input
layer which adds another few layers of parameter passing.
I've build this code with allyesconfig for x86_64 and i386. I've runtested the
main part of the code on FRV and i386, though I can't test most of the drivers.
I've also done partial conversion for powerpc and MIPS - these at least compile
with minimal configurations.
This will affect all archs. Mostly the changes should be relatively easy.
Take do_IRQ(), store the regs pointer at the beginning, saving the old one:
struct pt_regs *old_regs = set_irq_regs(regs);
And put the old one back at the end:
set_irq_regs(old_regs);
Don't pass regs through to generic_handle_irq() or __do_IRQ().
In timer_interrupt(), this sort of change will be necessary:
- update_process_times(user_mode(regs));
- profile_tick(CPU_PROFILING, regs);
+ update_process_times(user_mode(get_irq_regs()));
+ profile_tick(CPU_PROFILING);
I'd like to move update_process_times()'s use of get_irq_regs() into itself,
except that i386, alone of the archs, uses something other than user_mode().
Some notes on the interrupt handling in the drivers:
(*) input_dev() is now gone entirely. The regs pointer is no longer stored in
the input_dev struct.
(*) finish_unlinks() in drivers/usb/host/ohci-q.c needs checking. It does
something different depending on whether it's been supplied with a regs
pointer or not.
(*) Various IRQ handler function pointers have been moved to type
irq_handler_t.
Signed-Off-By: David Howells <dhowells@redhat.com>
(cherry picked from 1b16e7ac850969f38b375e511e3fa2f474a33867 commit)
2006-10-05 13:55:46 +00:00
|
|
|
static irqreturn_t imx_rtsint(int irq, void *dev_id)
|
2005-10-12 18:58:08 +00:00
|
|
|
{
|
2008-02-06 09:36:20 +00:00
|
|
|
struct imx_port *sport = dev_id;
|
2011-04-11 08:59:09 +00:00
|
|
|
unsigned int val;
|
2005-10-12 18:58:08 +00:00
|
|
|
unsigned long flags;
|
|
|
|
|
|
|
|
spin_lock_irqsave(&sport->port.lock, flags);
|
|
|
|
|
2007-04-26 07:26:13 +00:00
|
|
|
writel(USR1_RTSD, sport->port.membase + USR1);
|
2011-04-11 08:59:09 +00:00
|
|
|
val = readl(sport->port.membase + USR1) & USR1_RTSS;
|
2005-10-12 18:58:08 +00:00
|
|
|
uart_handle_cts_change(&sport->port, !!val);
|
2009-09-19 20:13:31 +00:00
|
|
|
wake_up_interruptible(&sport->port.state->port.delta_msr_wait);
|
2005-10-12 18:58:08 +00:00
|
|
|
|
|
|
|
spin_unlock_irqrestore(&sport->port.lock, flags);
|
|
|
|
return IRQ_HANDLED;
|
|
|
|
}
|
|
|
|
|
IRQ: Maintain regs pointer globally rather than passing to IRQ handlers
Maintain a per-CPU global "struct pt_regs *" variable which can be used instead
of passing regs around manually through all ~1800 interrupt handlers in the
Linux kernel.
The regs pointer is used in few places, but it potentially costs both stack
space and code to pass it around. On the FRV arch, removing the regs parameter
from all the genirq function results in a 20% speed up of the IRQ exit path
(ie: from leaving timer_interrupt() to leaving do_IRQ()).
Where appropriate, an arch may override the generic storage facility and do
something different with the variable. On FRV, for instance, the address is
maintained in GR28 at all times inside the kernel as part of general exception
handling.
Having looked over the code, it appears that the parameter may be handed down
through up to twenty or so layers of functions. Consider a USB character
device attached to a USB hub, attached to a USB controller that posts its
interrupts through a cascaded auxiliary interrupt controller. A character
device driver may want to pass regs to the sysrq handler through the input
layer which adds another few layers of parameter passing.
I've build this code with allyesconfig for x86_64 and i386. I've runtested the
main part of the code on FRV and i386, though I can't test most of the drivers.
I've also done partial conversion for powerpc and MIPS - these at least compile
with minimal configurations.
This will affect all archs. Mostly the changes should be relatively easy.
Take do_IRQ(), store the regs pointer at the beginning, saving the old one:
struct pt_regs *old_regs = set_irq_regs(regs);
And put the old one back at the end:
set_irq_regs(old_regs);
Don't pass regs through to generic_handle_irq() or __do_IRQ().
In timer_interrupt(), this sort of change will be necessary:
- update_process_times(user_mode(regs));
- profile_tick(CPU_PROFILING, regs);
+ update_process_times(user_mode(get_irq_regs()));
+ profile_tick(CPU_PROFILING);
I'd like to move update_process_times()'s use of get_irq_regs() into itself,
except that i386, alone of the archs, uses something other than user_mode().
Some notes on the interrupt handling in the drivers:
(*) input_dev() is now gone entirely. The regs pointer is no longer stored in
the input_dev struct.
(*) finish_unlinks() in drivers/usb/host/ohci-q.c needs checking. It does
something different depending on whether it's been supplied with a regs
pointer or not.
(*) Various IRQ handler function pointers have been moved to type
irq_handler_t.
Signed-Off-By: David Howells <dhowells@redhat.com>
(cherry picked from 1b16e7ac850969f38b375e511e3fa2f474a33867 commit)
2006-10-05 13:55:46 +00:00
|
|
|
static irqreturn_t imx_txint(int irq, void *dev_id)
|
2005-04-16 22:20:36 +00:00
|
|
|
{
|
2008-02-06 09:36:20 +00:00
|
|
|
struct imx_port *sport = dev_id;
|
2009-09-19 20:13:28 +00:00
|
|
|
struct circ_buf *xmit = &sport->port.state->xmit;
|
2005-04-16 22:20:36 +00:00
|
|
|
unsigned long flags;
|
|
|
|
|
|
|
|
spin_lock_irqsave(&sport->port.lock,flags);
|
|
|
|
if (sport->port.x_char)
|
|
|
|
{
|
|
|
|
/* Send next char */
|
2007-04-26 07:26:13 +00:00
|
|
|
writel(sport->port.x_char, sport->port.membase + URTX0);
|
2005-04-16 22:20:36 +00:00
|
|
|
goto out;
|
|
|
|
}
|
|
|
|
|
|
|
|
if (uart_circ_empty(xmit) || uart_tx_stopped(&sport->port)) {
|
2005-08-31 09:12:14 +00:00
|
|
|
imx_stop_tx(&sport->port);
|
2005-04-16 22:20:36 +00:00
|
|
|
goto out;
|
|
|
|
}
|
|
|
|
|
|
|
|
imx_transmit_buffer(sport);
|
|
|
|
|
|
|
|
if (uart_circ_chars_pending(xmit) < WAKEUP_CHARS)
|
|
|
|
uart_write_wakeup(&sport->port);
|
|
|
|
|
|
|
|
out:
|
|
|
|
spin_unlock_irqrestore(&sport->port.lock,flags);
|
|
|
|
return IRQ_HANDLED;
|
|
|
|
}
|
|
|
|
|
IRQ: Maintain regs pointer globally rather than passing to IRQ handlers
Maintain a per-CPU global "struct pt_regs *" variable which can be used instead
of passing regs around manually through all ~1800 interrupt handlers in the
Linux kernel.
The regs pointer is used in few places, but it potentially costs both stack
space and code to pass it around. On the FRV arch, removing the regs parameter
from all the genirq function results in a 20% speed up of the IRQ exit path
(ie: from leaving timer_interrupt() to leaving do_IRQ()).
Where appropriate, an arch may override the generic storage facility and do
something different with the variable. On FRV, for instance, the address is
maintained in GR28 at all times inside the kernel as part of general exception
handling.
Having looked over the code, it appears that the parameter may be handed down
through up to twenty or so layers of functions. Consider a USB character
device attached to a USB hub, attached to a USB controller that posts its
interrupts through a cascaded auxiliary interrupt controller. A character
device driver may want to pass regs to the sysrq handler through the input
layer which adds another few layers of parameter passing.
I've build this code with allyesconfig for x86_64 and i386. I've runtested the
main part of the code on FRV and i386, though I can't test most of the drivers.
I've also done partial conversion for powerpc and MIPS - these at least compile
with minimal configurations.
This will affect all archs. Mostly the changes should be relatively easy.
Take do_IRQ(), store the regs pointer at the beginning, saving the old one:
struct pt_regs *old_regs = set_irq_regs(regs);
And put the old one back at the end:
set_irq_regs(old_regs);
Don't pass regs through to generic_handle_irq() or __do_IRQ().
In timer_interrupt(), this sort of change will be necessary:
- update_process_times(user_mode(regs));
- profile_tick(CPU_PROFILING, regs);
+ update_process_times(user_mode(get_irq_regs()));
+ profile_tick(CPU_PROFILING);
I'd like to move update_process_times()'s use of get_irq_regs() into itself,
except that i386, alone of the archs, uses something other than user_mode().
Some notes on the interrupt handling in the drivers:
(*) input_dev() is now gone entirely. The regs pointer is no longer stored in
the input_dev struct.
(*) finish_unlinks() in drivers/usb/host/ohci-q.c needs checking. It does
something different depending on whether it's been supplied with a regs
pointer or not.
(*) Various IRQ handler function pointers have been moved to type
irq_handler_t.
Signed-Off-By: David Howells <dhowells@redhat.com>
(cherry picked from 1b16e7ac850969f38b375e511e3fa2f474a33867 commit)
2006-10-05 13:55:46 +00:00
|
|
|
static irqreturn_t imx_rxint(int irq, void *dev_id)
|
2005-04-16 22:20:36 +00:00
|
|
|
{
|
|
|
|
struct imx_port *sport = dev_id;
|
|
|
|
unsigned int rx,flg,ignored = 0;
|
2009-09-19 20:13:28 +00:00
|
|
|
struct tty_struct *tty = sport->port.state->port.tty;
|
2007-04-26 07:26:13 +00:00
|
|
|
unsigned long flags, temp;
|
2005-04-16 22:20:36 +00:00
|
|
|
|
|
|
|
spin_lock_irqsave(&sport->port.lock,flags);
|
|
|
|
|
2008-04-17 07:43:14 +00:00
|
|
|
while (readl(sport->port.membase + USR2) & USR2_RDR) {
|
2005-04-16 22:20:36 +00:00
|
|
|
flg = TTY_NORMAL;
|
|
|
|
sport->port.icount.rx++;
|
|
|
|
|
2008-04-17 07:43:14 +00:00
|
|
|
rx = readl(sport->port.membase + URXD0);
|
|
|
|
|
2007-04-26 07:26:13 +00:00
|
|
|
temp = readl(sport->port.membase + USR2);
|
2008-04-17 07:39:22 +00:00
|
|
|
if (temp & USR2_BRCD) {
|
2010-02-01 12:28:54 +00:00
|
|
|
writel(USR2_BRCD, sport->port.membase + USR2);
|
2008-04-17 07:39:22 +00:00
|
|
|
if (uart_handle_break(&sport->port))
|
|
|
|
continue;
|
2005-04-16 22:20:36 +00:00
|
|
|
}
|
|
|
|
|
2009-06-11 13:35:01 +00:00
|
|
|
if (uart_handle_sysrq_char(&sport->port, (unsigned char)rx))
|
2008-04-17 07:39:22 +00:00
|
|
|
continue;
|
|
|
|
|
2011-08-24 09:41:47 +00:00
|
|
|
if (unlikely(rx & URXD_ERR)) {
|
|
|
|
if (rx & URXD_BRK)
|
|
|
|
sport->port.icount.brk++;
|
|
|
|
else if (rx & URXD_PRERR)
|
2008-04-17 07:39:22 +00:00
|
|
|
sport->port.icount.parity++;
|
|
|
|
else if (rx & URXD_FRMERR)
|
|
|
|
sport->port.icount.frame++;
|
|
|
|
if (rx & URXD_OVRRUN)
|
|
|
|
sport->port.icount.overrun++;
|
|
|
|
|
|
|
|
if (rx & sport->port.ignore_status_mask) {
|
|
|
|
if (++ignored > 100)
|
|
|
|
goto out;
|
|
|
|
continue;
|
|
|
|
}
|
|
|
|
|
|
|
|
rx &= sport->port.read_status_mask;
|
|
|
|
|
2011-08-24 09:41:47 +00:00
|
|
|
if (rx & URXD_BRK)
|
|
|
|
flg = TTY_BREAK;
|
|
|
|
else if (rx & URXD_PRERR)
|
2008-04-17 07:39:22 +00:00
|
|
|
flg = TTY_PARITY;
|
|
|
|
else if (rx & URXD_FRMERR)
|
|
|
|
flg = TTY_FRAME;
|
|
|
|
if (rx & URXD_OVRRUN)
|
|
|
|
flg = TTY_OVERRUN;
|
2005-04-16 22:20:36 +00:00
|
|
|
|
2008-04-17 07:39:22 +00:00
|
|
|
#ifdef SUPPORT_SYSRQ
|
|
|
|
sport->port.sysrq = 0;
|
|
|
|
#endif
|
|
|
|
}
|
2005-04-16 22:20:36 +00:00
|
|
|
|
|
|
|
tty_insert_flip_char(tty, rx, flg);
|
2008-04-17 07:39:22 +00:00
|
|
|
}
|
2005-04-16 22:20:36 +00:00
|
|
|
|
|
|
|
out:
|
|
|
|
spin_unlock_irqrestore(&sport->port.lock,flags);
|
|
|
|
tty_flip_buffer_push(tty);
|
|
|
|
return IRQ_HANDLED;
|
|
|
|
}
|
|
|
|
|
2008-07-05 08:02:48 +00:00
|
|
|
static irqreturn_t imx_int(int irq, void *dev_id)
|
|
|
|
{
|
|
|
|
struct imx_port *sport = dev_id;
|
|
|
|
unsigned int sts;
|
|
|
|
|
|
|
|
sts = readl(sport->port.membase + USR1);
|
|
|
|
|
|
|
|
if (sts & USR1_RRDY)
|
|
|
|
imx_rxint(irq, dev_id);
|
|
|
|
|
|
|
|
if (sts & USR1_TRDY &&
|
|
|
|
readl(sport->port.membase + UCR1) & UCR1_TXMPTYEN)
|
|
|
|
imx_txint(irq, dev_id);
|
|
|
|
|
2008-07-28 19:26:01 +00:00
|
|
|
if (sts & USR1_RTSD)
|
2008-07-05 08:02:48 +00:00
|
|
|
imx_rtsint(irq, dev_id);
|
|
|
|
|
2011-12-13 03:23:48 +00:00
|
|
|
if (sts & USR1_AWAKE)
|
|
|
|
writel(USR1_AWAKE, sport->port.membase + USR1);
|
|
|
|
|
2008-07-05 08:02:48 +00:00
|
|
|
return IRQ_HANDLED;
|
|
|
|
}
|
|
|
|
|
2005-04-16 22:20:36 +00:00
|
|
|
/*
|
|
|
|
* Return TIOCSER_TEMT when transmitter is not busy.
|
|
|
|
*/
|
|
|
|
static unsigned int imx_tx_empty(struct uart_port *port)
|
|
|
|
{
|
|
|
|
struct imx_port *sport = (struct imx_port *)port;
|
|
|
|
|
2007-04-26 07:26:13 +00:00
|
|
|
return (readl(sport->port.membase + USR2) & USR2_TXDC) ? TIOCSER_TEMT : 0;
|
2005-04-16 22:20:36 +00:00
|
|
|
}
|
|
|
|
|
2005-08-31 20:48:47 +00:00
|
|
|
/*
|
|
|
|
* We have a modem side uart, so the meanings of RTS and CTS are inverted.
|
|
|
|
*/
|
2005-04-16 22:20:36 +00:00
|
|
|
static unsigned int imx_get_mctrl(struct uart_port *port)
|
|
|
|
{
|
2009-06-11 13:35:01 +00:00
|
|
|
struct imx_port *sport = (struct imx_port *)port;
|
|
|
|
unsigned int tmp = TIOCM_DSR | TIOCM_CAR;
|
2005-08-31 20:48:47 +00:00
|
|
|
|
2009-06-11 13:35:01 +00:00
|
|
|
if (readl(sport->port.membase + USR1) & USR1_RTSS)
|
|
|
|
tmp |= TIOCM_CTS;
|
2005-08-31 20:48:47 +00:00
|
|
|
|
2009-06-11 13:35:01 +00:00
|
|
|
if (readl(sport->port.membase + UCR2) & UCR2_CTS)
|
|
|
|
tmp |= TIOCM_RTS;
|
2005-08-31 20:48:47 +00:00
|
|
|
|
2009-06-11 13:35:01 +00:00
|
|
|
return tmp;
|
2005-04-16 22:20:36 +00:00
|
|
|
}
|
|
|
|
|
|
|
|
static void imx_set_mctrl(struct uart_port *port, unsigned int mctrl)
|
|
|
|
{
|
2009-06-11 13:35:01 +00:00
|
|
|
struct imx_port *sport = (struct imx_port *)port;
|
2007-04-26 07:26:13 +00:00
|
|
|
unsigned long temp;
|
|
|
|
|
|
|
|
temp = readl(sport->port.membase + UCR2) & ~UCR2_CTS;
|
2005-08-31 20:48:47 +00:00
|
|
|
|
2009-06-11 13:35:01 +00:00
|
|
|
if (mctrl & TIOCM_RTS)
|
2007-04-26 07:26:13 +00:00
|
|
|
temp |= UCR2_CTS;
|
|
|
|
|
|
|
|
writel(temp, sport->port.membase + UCR2);
|
2005-04-16 22:20:36 +00:00
|
|
|
}
|
|
|
|
|
|
|
|
/*
|
|
|
|
* Interrupts always disabled.
|
|
|
|
*/
|
|
|
|
static void imx_break_ctl(struct uart_port *port, int break_state)
|
|
|
|
{
|
|
|
|
struct imx_port *sport = (struct imx_port *)port;
|
2007-04-26 07:26:13 +00:00
|
|
|
unsigned long flags, temp;
|
2005-04-16 22:20:36 +00:00
|
|
|
|
|
|
|
spin_lock_irqsave(&sport->port.lock, flags);
|
|
|
|
|
2007-04-26 07:26:13 +00:00
|
|
|
temp = readl(sport->port.membase + UCR1) & ~UCR1_SNDBRK;
|
|
|
|
|
2005-04-16 22:20:36 +00:00
|
|
|
if ( break_state != 0 )
|
2007-04-26 07:26:13 +00:00
|
|
|
temp |= UCR1_SNDBRK;
|
|
|
|
|
|
|
|
writel(temp, sport->port.membase + UCR1);
|
2005-04-16 22:20:36 +00:00
|
|
|
|
|
|
|
spin_unlock_irqrestore(&sport->port.lock, flags);
|
|
|
|
}
|
|
|
|
|
|
|
|
#define TXTL 2 /* reset default */
|
|
|
|
#define RXTL 1 /* reset default */
|
|
|
|
|
2005-04-29 21:46:40 +00:00
|
|
|
static int imx_setup_ufcr(struct imx_port *sport, unsigned int mode)
|
|
|
|
{
|
|
|
|
unsigned int val;
|
|
|
|
unsigned int ufcr_rfdiv;
|
|
|
|
|
|
|
|
/* set receiver / transmitter trigger level.
|
|
|
|
* RFDIV is set such way to satisfy requested uartclk value
|
|
|
|
*/
|
2007-04-26 07:26:13 +00:00
|
|
|
val = TXTL << 10 | RXTL;
|
2012-03-07 08:31:43 +00:00
|
|
|
ufcr_rfdiv = (clk_get_rate(sport->clk_per) + sport->port.uartclk / 2)
|
2008-07-05 08:02:46 +00:00
|
|
|
/ sport->port.uartclk;
|
2005-04-29 21:46:40 +00:00
|
|
|
|
|
|
|
if(!ufcr_rfdiv)
|
|
|
|
ufcr_rfdiv = 1;
|
|
|
|
|
2009-06-11 13:53:18 +00:00
|
|
|
val |= UFCR_RFDIV_REG(ufcr_rfdiv);
|
2005-04-29 21:46:40 +00:00
|
|
|
|
2007-04-26 07:26:13 +00:00
|
|
|
writel(val, sport->port.membase + UFCR);
|
2005-04-29 21:46:40 +00:00
|
|
|
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
2010-05-05 09:47:07 +00:00
|
|
|
/* half the RX buffer size */
|
|
|
|
#define CTSTL 16
|
|
|
|
|
2005-04-16 22:20:36 +00:00
|
|
|
static int imx_startup(struct uart_port *port)
|
|
|
|
{
|
|
|
|
struct imx_port *sport = (struct imx_port *)port;
|
|
|
|
int retval;
|
2007-04-26 07:26:13 +00:00
|
|
|
unsigned long flags, temp;
|
2005-04-16 22:20:36 +00:00
|
|
|
|
2005-04-29 21:46:40 +00:00
|
|
|
imx_setup_ufcr(sport, 0);
|
2005-04-16 22:20:36 +00:00
|
|
|
|
|
|
|
/* disable the DREN bit (Data Ready interrupt enable) before
|
|
|
|
* requesting IRQs
|
|
|
|
*/
|
2007-04-26 07:26:13 +00:00
|
|
|
temp = readl(sport->port.membase + UCR4);
|
2009-06-11 13:53:18 +00:00
|
|
|
|
|
|
|
if (USE_IRDA(sport))
|
|
|
|
temp |= UCR4_IRSC;
|
|
|
|
|
2010-05-05 09:47:07 +00:00
|
|
|
/* set the trigger level for CTS */
|
|
|
|
temp &= ~(UCR4_CTSTL_MASK<< UCR4_CTSTL_SHF);
|
|
|
|
temp |= CTSTL<< UCR4_CTSTL_SHF;
|
|
|
|
|
2007-04-26 07:26:13 +00:00
|
|
|
writel(temp & ~UCR4_DREN, sport->port.membase + UCR4);
|
2005-04-16 22:20:36 +00:00
|
|
|
|
2009-06-11 13:53:18 +00:00
|
|
|
if (USE_IRDA(sport)) {
|
|
|
|
/* reset fifo's and state machines */
|
|
|
|
int i = 100;
|
|
|
|
temp = readl(sport->port.membase + UCR2);
|
|
|
|
temp &= ~UCR2_SRST;
|
|
|
|
writel(temp, sport->port.membase + UCR2);
|
|
|
|
while (!(readl(sport->port.membase + UCR2) & UCR2_SRST) &&
|
|
|
|
(--i > 0)) {
|
|
|
|
udelay(1);
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
2005-04-16 22:20:36 +00:00
|
|
|
/*
|
2008-07-05 08:02:48 +00:00
|
|
|
* Allocate the IRQ(s) i.MX1 has three interrupts whereas later
|
|
|
|
* chips only have one interrupt.
|
2005-04-16 22:20:36 +00:00
|
|
|
*/
|
2008-07-05 08:02:48 +00:00
|
|
|
if (sport->txirq > 0) {
|
|
|
|
retval = request_irq(sport->rxirq, imx_rxint, 0,
|
|
|
|
DRIVER_NAME, sport);
|
|
|
|
if (retval)
|
|
|
|
goto error_out1;
|
|
|
|
|
|
|
|
retval = request_irq(sport->txirq, imx_txint, 0,
|
|
|
|
DRIVER_NAME, sport);
|
|
|
|
if (retval)
|
|
|
|
goto error_out2;
|
|
|
|
|
2009-06-11 13:53:18 +00:00
|
|
|
/* do not use RTS IRQ on IrDA */
|
|
|
|
if (!USE_IRDA(sport)) {
|
2012-06-14 02:58:54 +00:00
|
|
|
retval = request_irq(sport->rtsirq, imx_rtsint, 0,
|
2009-06-11 13:53:18 +00:00
|
|
|
DRIVER_NAME, sport);
|
|
|
|
if (retval)
|
|
|
|
goto error_out3;
|
|
|
|
}
|
2008-07-05 08:02:48 +00:00
|
|
|
} else {
|
|
|
|
retval = request_irq(sport->port.irq, imx_int, 0,
|
|
|
|
DRIVER_NAME, sport);
|
|
|
|
if (retval) {
|
|
|
|
free_irq(sport->port.irq, sport);
|
|
|
|
goto error_out1;
|
|
|
|
}
|
|
|
|
}
|
2005-10-12 18:58:08 +00:00
|
|
|
|
2005-04-16 22:20:36 +00:00
|
|
|
/*
|
|
|
|
* Finally, clear and enable interrupts
|
|
|
|
*/
|
2007-04-26 07:26:13 +00:00
|
|
|
writel(USR1_RTSD, sport->port.membase + USR1);
|
|
|
|
|
|
|
|
temp = readl(sport->port.membase + UCR1);
|
2008-04-17 07:44:47 +00:00
|
|
|
temp |= UCR1_RRDYEN | UCR1_RTSDEN | UCR1_UARTEN;
|
2009-06-11 13:53:18 +00:00
|
|
|
|
|
|
|
if (USE_IRDA(sport)) {
|
|
|
|
temp |= UCR1_IREN;
|
|
|
|
temp &= ~(UCR1_RTSDEN);
|
|
|
|
}
|
|
|
|
|
2007-04-26 07:26:13 +00:00
|
|
|
writel(temp, sport->port.membase + UCR1);
|
2005-04-16 22:20:36 +00:00
|
|
|
|
2007-04-26 07:26:13 +00:00
|
|
|
temp = readl(sport->port.membase + UCR2);
|
|
|
|
temp |= (UCR2_RXEN | UCR2_TXEN);
|
|
|
|
writel(temp, sport->port.membase + UCR2);
|
2005-04-16 22:20:36 +00:00
|
|
|
|
2009-06-11 13:53:18 +00:00
|
|
|
if (USE_IRDA(sport)) {
|
|
|
|
/* clear RX-FIFO */
|
|
|
|
int i = 64;
|
|
|
|
while ((--i > 0) &&
|
|
|
|
(readl(sport->port.membase + URXD0) & URXD_CHARRDY)) {
|
|
|
|
barrier();
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
2011-06-24 18:04:33 +00:00
|
|
|
if (is_imx21_uart(sport)) {
|
2009-05-27 16:23:48 +00:00
|
|
|
temp = readl(sport->port.membase + UCR3);
|
2011-06-24 18:04:33 +00:00
|
|
|
temp |= IMX21_UCR3_RXDMUXSEL;
|
2009-05-27 16:23:48 +00:00
|
|
|
writel(temp, sport->port.membase + UCR3);
|
|
|
|
}
|
2008-07-28 10:10:34 +00:00
|
|
|
|
2009-06-11 13:53:18 +00:00
|
|
|
if (USE_IRDA(sport)) {
|
|
|
|
temp = readl(sport->port.membase + UCR4);
|
|
|
|
if (sport->irda_inv_rx)
|
|
|
|
temp |= UCR4_INVR;
|
|
|
|
else
|
|
|
|
temp &= ~(UCR4_INVR);
|
|
|
|
writel(temp | UCR4_DREN, sport->port.membase + UCR4);
|
|
|
|
|
|
|
|
temp = readl(sport->port.membase + UCR3);
|
|
|
|
if (sport->irda_inv_tx)
|
|
|
|
temp |= UCR3_INVT;
|
|
|
|
else
|
|
|
|
temp &= ~(UCR3_INVT);
|
|
|
|
writel(temp, sport->port.membase + UCR3);
|
|
|
|
}
|
|
|
|
|
2005-04-16 22:20:36 +00:00
|
|
|
/*
|
|
|
|
* Enable modem status interrupts
|
|
|
|
*/
|
|
|
|
spin_lock_irqsave(&sport->port.lock,flags);
|
|
|
|
imx_enable_ms(&sport->port);
|
|
|
|
spin_unlock_irqrestore(&sport->port.lock,flags);
|
|
|
|
|
2009-06-11 13:53:18 +00:00
|
|
|
if (USE_IRDA(sport)) {
|
|
|
|
struct imxuart_platform_data *pdata;
|
|
|
|
pdata = sport->port.dev->platform_data;
|
|
|
|
sport->irda_inv_rx = pdata->irda_inv_rx;
|
|
|
|
sport->irda_inv_tx = pdata->irda_inv_tx;
|
|
|
|
sport->trcv_delay = pdata->transceiver_delay;
|
|
|
|
if (pdata->irda_enable)
|
|
|
|
pdata->irda_enable(1);
|
|
|
|
}
|
|
|
|
|
2005-04-16 22:20:36 +00:00
|
|
|
return 0;
|
|
|
|
|
2005-10-12 18:58:08 +00:00
|
|
|
error_out3:
|
2008-07-05 08:02:48 +00:00
|
|
|
if (sport->txirq)
|
|
|
|
free_irq(sport->txirq, sport);
|
2005-04-16 22:20:36 +00:00
|
|
|
error_out2:
|
2008-07-05 08:02:48 +00:00
|
|
|
if (sport->rxirq)
|
|
|
|
free_irq(sport->rxirq, sport);
|
2005-10-10 09:17:42 +00:00
|
|
|
error_out1:
|
2005-04-16 22:20:36 +00:00
|
|
|
return retval;
|
|
|
|
}
|
|
|
|
|
|
|
|
static void imx_shutdown(struct uart_port *port)
|
|
|
|
{
|
|
|
|
struct imx_port *sport = (struct imx_port *)port;
|
2007-04-26 07:26:13 +00:00
|
|
|
unsigned long temp;
|
2005-04-16 22:20:36 +00:00
|
|
|
|
2009-06-11 13:38:38 +00:00
|
|
|
temp = readl(sport->port.membase + UCR2);
|
|
|
|
temp &= ~(UCR2_TXEN);
|
|
|
|
writel(temp, sport->port.membase + UCR2);
|
|
|
|
|
2009-06-11 13:53:18 +00:00
|
|
|
if (USE_IRDA(sport)) {
|
|
|
|
struct imxuart_platform_data *pdata;
|
|
|
|
pdata = sport->port.dev->platform_data;
|
|
|
|
if (pdata->irda_enable)
|
|
|
|
pdata->irda_enable(0);
|
|
|
|
}
|
|
|
|
|
2005-04-16 22:20:36 +00:00
|
|
|
/*
|
|
|
|
* Stop our timer.
|
|
|
|
*/
|
|
|
|
del_timer_sync(&sport->timer);
|
|
|
|
|
|
|
|
/*
|
|
|
|
* Free the interrupts
|
|
|
|
*/
|
2008-07-05 08:02:48 +00:00
|
|
|
if (sport->txirq > 0) {
|
2009-06-11 13:53:18 +00:00
|
|
|
if (!USE_IRDA(sport))
|
|
|
|
free_irq(sport->rtsirq, sport);
|
2008-07-05 08:02:48 +00:00
|
|
|
free_irq(sport->txirq, sport);
|
|
|
|
free_irq(sport->rxirq, sport);
|
|
|
|
} else
|
|
|
|
free_irq(sport->port.irq, sport);
|
2005-04-16 22:20:36 +00:00
|
|
|
|
|
|
|
/*
|
|
|
|
* Disable all interrupts, port and break condition.
|
|
|
|
*/
|
|
|
|
|
2007-04-26 07:26:13 +00:00
|
|
|
temp = readl(sport->port.membase + UCR1);
|
|
|
|
temp &= ~(UCR1_TXMPTYEN | UCR1_RRDYEN | UCR1_RTSDEN | UCR1_UARTEN);
|
2009-06-11 13:53:18 +00:00
|
|
|
if (USE_IRDA(sport))
|
|
|
|
temp &= ~(UCR1_IREN);
|
|
|
|
|
2007-04-26 07:26:13 +00:00
|
|
|
writel(temp, sport->port.membase + UCR1);
|
2005-04-16 22:20:36 +00:00
|
|
|
}
|
|
|
|
|
|
|
|
static void
|
2006-12-08 10:38:45 +00:00
|
|
|
imx_set_termios(struct uart_port *port, struct ktermios *termios,
|
|
|
|
struct ktermios *old)
|
2005-04-16 22:20:36 +00:00
|
|
|
{
|
|
|
|
struct imx_port *sport = (struct imx_port *)port;
|
|
|
|
unsigned long flags;
|
|
|
|
unsigned int ucr2, old_ucr1, old_txrxen, baud, quot;
|
|
|
|
unsigned int old_csize = old ? old->c_cflag & CSIZE : CS8;
|
2009-06-11 13:52:23 +00:00
|
|
|
unsigned int div, ufcr;
|
|
|
|
unsigned long num, denom;
|
2009-06-11 13:55:22 +00:00
|
|
|
uint64_t tdiv64;
|
2005-04-16 22:20:36 +00:00
|
|
|
|
|
|
|
/*
|
|
|
|
* If we don't support modem control lines, don't allow
|
|
|
|
* these to be set.
|
|
|
|
*/
|
|
|
|
if (0) {
|
|
|
|
termios->c_cflag &= ~(HUPCL | CRTSCTS | CMSPAR);
|
|
|
|
termios->c_cflag |= CLOCAL;
|
|
|
|
}
|
|
|
|
|
|
|
|
/*
|
|
|
|
* We only support CS7 and CS8.
|
|
|
|
*/
|
|
|
|
while ((termios->c_cflag & CSIZE) != CS7 &&
|
|
|
|
(termios->c_cflag & CSIZE) != CS8) {
|
|
|
|
termios->c_cflag &= ~CSIZE;
|
|
|
|
termios->c_cflag |= old_csize;
|
|
|
|
old_csize = CS8;
|
|
|
|
}
|
|
|
|
|
|
|
|
if ((termios->c_cflag & CSIZE) == CS8)
|
|
|
|
ucr2 = UCR2_WS | UCR2_SRST | UCR2_IRTS;
|
|
|
|
else
|
|
|
|
ucr2 = UCR2_SRST | UCR2_IRTS;
|
|
|
|
|
|
|
|
if (termios->c_cflag & CRTSCTS) {
|
2006-05-04 13:07:42 +00:00
|
|
|
if( sport->have_rtscts ) {
|
|
|
|
ucr2 &= ~UCR2_IRTS;
|
|
|
|
ucr2 |= UCR2_CTSC;
|
|
|
|
} else {
|
|
|
|
termios->c_cflag &= ~CRTSCTS;
|
|
|
|
}
|
2005-04-16 22:20:36 +00:00
|
|
|
}
|
|
|
|
|
|
|
|
if (termios->c_cflag & CSTOPB)
|
|
|
|
ucr2 |= UCR2_STPB;
|
|
|
|
if (termios->c_cflag & PARENB) {
|
|
|
|
ucr2 |= UCR2_PREN;
|
2006-01-13 20:51:44 +00:00
|
|
|
if (termios->c_cflag & PARODD)
|
2005-04-16 22:20:36 +00:00
|
|
|
ucr2 |= UCR2_PROE;
|
|
|
|
}
|
|
|
|
|
2011-12-22 21:39:27 +00:00
|
|
|
del_timer_sync(&sport->timer);
|
|
|
|
|
2005-04-16 22:20:36 +00:00
|
|
|
/*
|
|
|
|
* Ask the core to calculate the divisor for us.
|
|
|
|
*/
|
2008-07-05 08:02:44 +00:00
|
|
|
baud = uart_get_baud_rate(port, termios, old, 50, port->uartclk / 16);
|
2005-04-16 22:20:36 +00:00
|
|
|
quot = uart_get_divisor(port, baud);
|
|
|
|
|
|
|
|
spin_lock_irqsave(&sport->port.lock, flags);
|
|
|
|
|
|
|
|
sport->port.read_status_mask = 0;
|
|
|
|
if (termios->c_iflag & INPCK)
|
|
|
|
sport->port.read_status_mask |= (URXD_FRMERR | URXD_PRERR);
|
|
|
|
if (termios->c_iflag & (BRKINT | PARMRK))
|
|
|
|
sport->port.read_status_mask |= URXD_BRK;
|
|
|
|
|
|
|
|
/*
|
|
|
|
* Characters to ignore
|
|
|
|
*/
|
|
|
|
sport->port.ignore_status_mask = 0;
|
|
|
|
if (termios->c_iflag & IGNPAR)
|
|
|
|
sport->port.ignore_status_mask |= URXD_PRERR;
|
|
|
|
if (termios->c_iflag & IGNBRK) {
|
|
|
|
sport->port.ignore_status_mask |= URXD_BRK;
|
|
|
|
/*
|
|
|
|
* If we're ignoring parity and break indicators,
|
|
|
|
* ignore overruns too (for real raw support).
|
|
|
|
*/
|
|
|
|
if (termios->c_iflag & IGNPAR)
|
|
|
|
sport->port.ignore_status_mask |= URXD_OVRRUN;
|
|
|
|
}
|
|
|
|
|
|
|
|
/*
|
|
|
|
* Update the per-port timeout.
|
|
|
|
*/
|
|
|
|
uart_update_timeout(port, termios->c_cflag, baud);
|
|
|
|
|
|
|
|
/*
|
|
|
|
* disable interrupts and drain transmitter
|
|
|
|
*/
|
2007-04-26 07:26:13 +00:00
|
|
|
old_ucr1 = readl(sport->port.membase + UCR1);
|
|
|
|
writel(old_ucr1 & ~(UCR1_TXMPTYEN | UCR1_RRDYEN | UCR1_RTSDEN),
|
|
|
|
sport->port.membase + UCR1);
|
2005-04-16 22:20:36 +00:00
|
|
|
|
2007-04-26 07:26:13 +00:00
|
|
|
while ( !(readl(sport->port.membase + USR2) & USR2_TXDC))
|
2005-04-16 22:20:36 +00:00
|
|
|
barrier();
|
|
|
|
|
|
|
|
/* then, disable everything */
|
2007-04-26 07:26:13 +00:00
|
|
|
old_txrxen = readl(sport->port.membase + UCR2);
|
|
|
|
writel(old_txrxen & ~( UCR2_TXEN | UCR2_RXEN),
|
|
|
|
sport->port.membase + UCR2);
|
|
|
|
old_txrxen &= (UCR2_TXEN | UCR2_RXEN);
|
2005-04-16 22:20:36 +00:00
|
|
|
|
2009-06-11 13:53:18 +00:00
|
|
|
if (USE_IRDA(sport)) {
|
|
|
|
/*
|
|
|
|
* use maximum available submodule frequency to
|
|
|
|
* avoid missing short pulses due to low sampling rate
|
|
|
|
*/
|
2008-07-05 08:02:44 +00:00
|
|
|
div = 1;
|
2009-06-11 13:53:18 +00:00
|
|
|
} else {
|
|
|
|
div = sport->port.uartclk / (baud * 16);
|
|
|
|
if (div > 7)
|
|
|
|
div = 7;
|
|
|
|
if (!div)
|
|
|
|
div = 1;
|
|
|
|
}
|
2008-07-05 08:02:44 +00:00
|
|
|
|
2009-06-11 13:52:23 +00:00
|
|
|
rational_best_approximation(16 * div * baud, sport->port.uartclk,
|
|
|
|
1 << 16, 1 << 16, &num, &denom);
|
2008-07-05 08:02:44 +00:00
|
|
|
|
2010-06-01 20:52:52 +00:00
|
|
|
tdiv64 = sport->port.uartclk;
|
|
|
|
tdiv64 *= num;
|
|
|
|
do_div(tdiv64, denom * 16 * div);
|
|
|
|
tty_termios_encode_baud_rate(termios,
|
2009-06-16 16:02:15 +00:00
|
|
|
(speed_t)tdiv64, (speed_t)tdiv64);
|
2009-06-11 13:55:22 +00:00
|
|
|
|
2009-06-11 13:52:23 +00:00
|
|
|
num -= 1;
|
|
|
|
denom -= 1;
|
2008-07-05 08:02:44 +00:00
|
|
|
|
|
|
|
ufcr = readl(sport->port.membase + UFCR);
|
2009-06-11 13:53:18 +00:00
|
|
|
ufcr = (ufcr & (~UFCR_RFDIV)) | UFCR_RFDIV_REG(div);
|
2008-07-05 08:02:44 +00:00
|
|
|
writel(ufcr, sport->port.membase + UFCR);
|
|
|
|
|
2009-06-11 13:52:23 +00:00
|
|
|
writel(num, sport->port.membase + UBIR);
|
|
|
|
writel(denom, sport->port.membase + UBMR);
|
|
|
|
|
2011-06-24 18:04:33 +00:00
|
|
|
if (is_imx21_uart(sport))
|
2009-05-27 16:23:48 +00:00
|
|
|
writel(sport->port.uartclk / div / 1000,
|
2011-06-24 18:04:33 +00:00
|
|
|
sport->port.membase + IMX21_ONEMS);
|
2007-04-26 07:26:13 +00:00
|
|
|
|
|
|
|
writel(old_ucr1, sport->port.membase + UCR1);
|
2005-04-16 22:20:36 +00:00
|
|
|
|
2007-04-26 07:26:13 +00:00
|
|
|
/* set the parity, stop bits and data size */
|
|
|
|
writel(ucr2 | old_txrxen, sport->port.membase + UCR2);
|
2005-04-16 22:20:36 +00:00
|
|
|
|
|
|
|
if (UART_ENABLE_MS(&sport->port, termios->c_cflag))
|
|
|
|
imx_enable_ms(&sport->port);
|
|
|
|
|
|
|
|
spin_unlock_irqrestore(&sport->port.lock, flags);
|
|
|
|
}
|
|
|
|
|
|
|
|
static const char *imx_type(struct uart_port *port)
|
|
|
|
{
|
|
|
|
struct imx_port *sport = (struct imx_port *)port;
|
|
|
|
|
|
|
|
return sport->port.type == PORT_IMX ? "IMX" : NULL;
|
|
|
|
}
|
|
|
|
|
|
|
|
/*
|
|
|
|
* Release the memory region(s) being used by 'port'.
|
|
|
|
*/
|
|
|
|
static void imx_release_port(struct uart_port *port)
|
|
|
|
{
|
2008-04-17 07:47:32 +00:00
|
|
|
struct platform_device *pdev = to_platform_device(port->dev);
|
|
|
|
struct resource *mmres;
|
2005-04-16 22:20:36 +00:00
|
|
|
|
2008-04-17 07:47:32 +00:00
|
|
|
mmres = platform_get_resource(pdev, IORESOURCE_MEM, 0);
|
2011-06-09 16:13:32 +00:00
|
|
|
release_mem_region(mmres->start, resource_size(mmres));
|
2005-04-16 22:20:36 +00:00
|
|
|
}
|
|
|
|
|
|
|
|
/*
|
|
|
|
* Request the memory region(s) being used by 'port'.
|
|
|
|
*/
|
|
|
|
static int imx_request_port(struct uart_port *port)
|
|
|
|
{
|
2008-04-17 07:47:32 +00:00
|
|
|
struct platform_device *pdev = to_platform_device(port->dev);
|
|
|
|
struct resource *mmres;
|
|
|
|
void *ret;
|
|
|
|
|
|
|
|
mmres = platform_get_resource(pdev, IORESOURCE_MEM, 0);
|
|
|
|
if (!mmres)
|
|
|
|
return -ENODEV;
|
|
|
|
|
2011-06-09 16:13:32 +00:00
|
|
|
ret = request_mem_region(mmres->start, resource_size(mmres), "imx-uart");
|
2005-04-16 22:20:36 +00:00
|
|
|
|
2008-04-17 07:47:32 +00:00
|
|
|
return ret ? 0 : -EBUSY;
|
2005-04-16 22:20:36 +00:00
|
|
|
}
|
|
|
|
|
|
|
|
/*
|
|
|
|
* Configure/autoconfigure the port.
|
|
|
|
*/
|
|
|
|
static void imx_config_port(struct uart_port *port, int flags)
|
|
|
|
{
|
|
|
|
struct imx_port *sport = (struct imx_port *)port;
|
|
|
|
|
|
|
|
if (flags & UART_CONFIG_TYPE &&
|
|
|
|
imx_request_port(&sport->port) == 0)
|
|
|
|
sport->port.type = PORT_IMX;
|
|
|
|
}
|
|
|
|
|
|
|
|
/*
|
|
|
|
* Verify the new serial_struct (for TIOCSSERIAL).
|
|
|
|
* The only change we allow are to the flags and type, and
|
|
|
|
* even then only between PORT_IMX and PORT_UNKNOWN
|
|
|
|
*/
|
|
|
|
static int
|
|
|
|
imx_verify_port(struct uart_port *port, struct serial_struct *ser)
|
|
|
|
{
|
|
|
|
struct imx_port *sport = (struct imx_port *)port;
|
|
|
|
int ret = 0;
|
|
|
|
|
|
|
|
if (ser->type != PORT_UNKNOWN && ser->type != PORT_IMX)
|
|
|
|
ret = -EINVAL;
|
|
|
|
if (sport->port.irq != ser->irq)
|
|
|
|
ret = -EINVAL;
|
|
|
|
if (ser->io_type != UPIO_MEM)
|
|
|
|
ret = -EINVAL;
|
|
|
|
if (sport->port.uartclk / 16 != ser->baud_base)
|
|
|
|
ret = -EINVAL;
|
|
|
|
if ((void *)sport->port.mapbase != ser->iomem_base)
|
|
|
|
ret = -EINVAL;
|
|
|
|
if (sport->port.iobase != ser->port)
|
|
|
|
ret = -EINVAL;
|
|
|
|
if (ser->hub6 != 0)
|
|
|
|
ret = -EINVAL;
|
|
|
|
return ret;
|
|
|
|
}
|
|
|
|
|
2011-12-22 08:57:53 +00:00
|
|
|
#if defined(CONFIG_CONSOLE_POLL)
|
|
|
|
static int imx_poll_get_char(struct uart_port *port)
|
|
|
|
{
|
|
|
|
struct imx_port_ucrs old_ucr;
|
|
|
|
unsigned int status;
|
|
|
|
unsigned char c;
|
|
|
|
|
|
|
|
/* save control registers */
|
|
|
|
imx_port_ucrs_save(port, &old_ucr);
|
|
|
|
|
|
|
|
/* disable interrupts */
|
|
|
|
writel(UCR1_UARTEN, port->membase + UCR1);
|
|
|
|
writel(old_ucr.ucr2 & ~(UCR2_ATEN | UCR2_RTSEN | UCR2_ESCI),
|
|
|
|
port->membase + UCR2);
|
|
|
|
writel(old_ucr.ucr3 & ~(UCR3_DCD | UCR3_RI | UCR3_DTREN),
|
|
|
|
port->membase + UCR3);
|
|
|
|
|
|
|
|
/* poll */
|
|
|
|
do {
|
|
|
|
status = readl(port->membase + USR2);
|
|
|
|
} while (~status & USR2_RDR);
|
|
|
|
|
|
|
|
/* read */
|
|
|
|
c = readl(port->membase + URXD0);
|
|
|
|
|
|
|
|
/* restore control registers */
|
|
|
|
imx_port_ucrs_restore(port, &old_ucr);
|
|
|
|
|
|
|
|
return c;
|
|
|
|
}
|
|
|
|
|
|
|
|
static void imx_poll_put_char(struct uart_port *port, unsigned char c)
|
|
|
|
{
|
|
|
|
struct imx_port_ucrs old_ucr;
|
|
|
|
unsigned int status;
|
|
|
|
|
|
|
|
/* save control registers */
|
|
|
|
imx_port_ucrs_save(port, &old_ucr);
|
|
|
|
|
|
|
|
/* disable interrupts */
|
|
|
|
writel(UCR1_UARTEN, port->membase + UCR1);
|
|
|
|
writel(old_ucr.ucr2 & ~(UCR2_ATEN | UCR2_RTSEN | UCR2_ESCI),
|
|
|
|
port->membase + UCR2);
|
|
|
|
writel(old_ucr.ucr3 & ~(UCR3_DCD | UCR3_RI | UCR3_DTREN),
|
|
|
|
port->membase + UCR3);
|
|
|
|
|
|
|
|
/* drain */
|
|
|
|
do {
|
|
|
|
status = readl(port->membase + USR1);
|
|
|
|
} while (~status & USR1_TRDY);
|
|
|
|
|
|
|
|
/* write */
|
|
|
|
writel(c, port->membase + URTX0);
|
|
|
|
|
|
|
|
/* flush */
|
|
|
|
do {
|
|
|
|
status = readl(port->membase + USR2);
|
|
|
|
} while (~status & USR2_TXDC);
|
|
|
|
|
|
|
|
/* restore control registers */
|
|
|
|
imx_port_ucrs_restore(port, &old_ucr);
|
|
|
|
}
|
|
|
|
#endif
|
|
|
|
|
2005-04-16 22:20:36 +00:00
|
|
|
static struct uart_ops imx_pops = {
|
|
|
|
.tx_empty = imx_tx_empty,
|
|
|
|
.set_mctrl = imx_set_mctrl,
|
|
|
|
.get_mctrl = imx_get_mctrl,
|
|
|
|
.stop_tx = imx_stop_tx,
|
|
|
|
.start_tx = imx_start_tx,
|
|
|
|
.stop_rx = imx_stop_rx,
|
|
|
|
.enable_ms = imx_enable_ms,
|
|
|
|
.break_ctl = imx_break_ctl,
|
|
|
|
.startup = imx_startup,
|
|
|
|
.shutdown = imx_shutdown,
|
|
|
|
.set_termios = imx_set_termios,
|
|
|
|
.type = imx_type,
|
|
|
|
.release_port = imx_release_port,
|
|
|
|
.request_port = imx_request_port,
|
|
|
|
.config_port = imx_config_port,
|
|
|
|
.verify_port = imx_verify_port,
|
2011-12-22 08:57:53 +00:00
|
|
|
#if defined(CONFIG_CONSOLE_POLL)
|
|
|
|
.poll_get_char = imx_poll_get_char,
|
|
|
|
.poll_put_char = imx_poll_put_char,
|
|
|
|
#endif
|
2005-04-16 22:20:36 +00:00
|
|
|
};
|
|
|
|
|
2008-07-05 08:02:45 +00:00
|
|
|
static struct imx_port *imx_ports[UART_NR];
|
2005-04-16 22:20:36 +00:00
|
|
|
|
|
|
|
#ifdef CONFIG_SERIAL_IMX_CONSOLE
|
2006-03-20 20:00:09 +00:00
|
|
|
static void imx_console_putchar(struct uart_port *port, int ch)
|
|
|
|
{
|
|
|
|
struct imx_port *sport = (struct imx_port *)port;
|
2007-04-26 07:26:13 +00:00
|
|
|
|
2011-06-24 18:04:33 +00:00
|
|
|
while (readl(sport->port.membase + uts_reg(sport)) & UTS_TXFULL)
|
2006-03-20 20:00:09 +00:00
|
|
|
barrier();
|
2007-04-26 07:26:13 +00:00
|
|
|
|
|
|
|
writel(ch, sport->port.membase + URTX0);
|
2006-03-20 20:00:09 +00:00
|
|
|
}
|
2005-04-16 22:20:36 +00:00
|
|
|
|
|
|
|
/*
|
|
|
|
* Interrupts are disabled on entering
|
|
|
|
*/
|
|
|
|
static void
|
|
|
|
imx_console_write(struct console *co, const char *s, unsigned int count)
|
|
|
|
{
|
2008-07-05 08:02:45 +00:00
|
|
|
struct imx_port *sport = imx_ports[co->index];
|
2011-12-22 08:57:52 +00:00
|
|
|
struct imx_port_ucrs old_ucr;
|
|
|
|
unsigned int ucr1;
|
2005-04-16 22:20:36 +00:00
|
|
|
|
|
|
|
/*
|
2011-12-22 08:57:52 +00:00
|
|
|
* First, save UCR1/2/3 and then disable interrupts
|
2005-04-16 22:20:36 +00:00
|
|
|
*/
|
2011-12-22 08:57:52 +00:00
|
|
|
imx_port_ucrs_save(&sport->port, &old_ucr);
|
|
|
|
ucr1 = old_ucr.ucr1;
|
2005-04-16 22:20:36 +00:00
|
|
|
|
2011-06-24 18:04:33 +00:00
|
|
|
if (is_imx1_uart(sport))
|
|
|
|
ucr1 |= IMX1_UCR1_UARTCLKEN;
|
2009-05-27 16:23:48 +00:00
|
|
|
ucr1 |= UCR1_UARTEN;
|
|
|
|
ucr1 &= ~(UCR1_TXMPTYEN | UCR1_RRDYEN | UCR1_RTSDEN);
|
|
|
|
|
|
|
|
writel(ucr1, sport->port.membase + UCR1);
|
2007-04-26 07:26:13 +00:00
|
|
|
|
2011-12-22 08:57:52 +00:00
|
|
|
writel(old_ucr.ucr2 | UCR2_TXEN, sport->port.membase + UCR2);
|
2005-04-16 22:20:36 +00:00
|
|
|
|
2006-03-20 20:00:09 +00:00
|
|
|
uart_console_write(&sport->port, s, count, imx_console_putchar);
|
2005-04-16 22:20:36 +00:00
|
|
|
|
|
|
|
/*
|
|
|
|
* Finally, wait for transmitter to become empty
|
2011-12-22 08:57:52 +00:00
|
|
|
* and restore UCR1/2/3
|
2005-04-16 22:20:36 +00:00
|
|
|
*/
|
2007-04-26 07:26:13 +00:00
|
|
|
while (!(readl(sport->port.membase + USR2) & USR2_TXDC));
|
2005-04-16 22:20:36 +00:00
|
|
|
|
2011-12-22 08:57:52 +00:00
|
|
|
imx_port_ucrs_restore(&sport->port, &old_ucr);
|
2005-04-16 22:20:36 +00:00
|
|
|
}
|
|
|
|
|
|
|
|
/*
|
|
|
|
* If the port was already initialised (eg, by a boot loader),
|
|
|
|
* try to determine the current setup.
|
|
|
|
*/
|
|
|
|
static void __init
|
|
|
|
imx_console_get_options(struct imx_port *sport, int *baud,
|
|
|
|
int *parity, int *bits)
|
|
|
|
{
|
2005-04-29 21:46:40 +00:00
|
|
|
|
2009-12-09 20:31:36 +00:00
|
|
|
if (readl(sport->port.membase + UCR1) & UCR1_UARTEN) {
|
2005-04-16 22:20:36 +00:00
|
|
|
/* ok, the port was enabled */
|
|
|
|
unsigned int ucr2, ubir,ubmr, uartclk;
|
2005-04-29 21:46:40 +00:00
|
|
|
unsigned int baud_raw;
|
|
|
|
unsigned int ucfr_rfdiv;
|
2005-04-16 22:20:36 +00:00
|
|
|
|
2007-04-26 07:26:13 +00:00
|
|
|
ucr2 = readl(sport->port.membase + UCR2);
|
2005-04-16 22:20:36 +00:00
|
|
|
|
|
|
|
*parity = 'n';
|
|
|
|
if (ucr2 & UCR2_PREN) {
|
|
|
|
if (ucr2 & UCR2_PROE)
|
|
|
|
*parity = 'o';
|
|
|
|
else
|
|
|
|
*parity = 'e';
|
|
|
|
}
|
|
|
|
|
|
|
|
if (ucr2 & UCR2_WS)
|
|
|
|
*bits = 8;
|
|
|
|
else
|
|
|
|
*bits = 7;
|
|
|
|
|
2007-04-26 07:26:13 +00:00
|
|
|
ubir = readl(sport->port.membase + UBIR) & 0xffff;
|
|
|
|
ubmr = readl(sport->port.membase + UBMR) & 0xffff;
|
2005-04-29 21:46:40 +00:00
|
|
|
|
2007-04-26 07:26:13 +00:00
|
|
|
ucfr_rfdiv = (readl(sport->port.membase + UFCR) & UFCR_RFDIV) >> 7;
|
2005-04-29 21:46:40 +00:00
|
|
|
if (ucfr_rfdiv == 6)
|
|
|
|
ucfr_rfdiv = 7;
|
|
|
|
else
|
|
|
|
ucfr_rfdiv = 6 - ucfr_rfdiv;
|
|
|
|
|
2012-03-07 08:31:43 +00:00
|
|
|
uartclk = clk_get_rate(sport->clk_per);
|
2005-04-29 21:46:40 +00:00
|
|
|
uartclk /= ucfr_rfdiv;
|
|
|
|
|
|
|
|
{ /*
|
|
|
|
* The next code provides exact computation of
|
|
|
|
* baud_raw = round(((uartclk/16) * (ubir + 1)) / (ubmr + 1))
|
|
|
|
* without need of float support or long long division,
|
|
|
|
* which would be required to prevent 32bit arithmetic overflow
|
|
|
|
*/
|
|
|
|
unsigned int mul = ubir + 1;
|
|
|
|
unsigned int div = 16 * (ubmr + 1);
|
|
|
|
unsigned int rem = uartclk % div;
|
|
|
|
|
|
|
|
baud_raw = (uartclk / div) * mul;
|
|
|
|
baud_raw += (rem * mul + div / 2) / div;
|
|
|
|
*baud = (baud_raw + 50) / 100 * 100;
|
|
|
|
}
|
|
|
|
|
|
|
|
if(*baud != baud_raw)
|
|
|
|
printk(KERN_INFO "Serial: Console IMX rounded baud rate from %d to %d\n",
|
|
|
|
baud_raw, *baud);
|
2005-04-16 22:20:36 +00:00
|
|
|
}
|
|
|
|
}
|
|
|
|
|
|
|
|
static int __init
|
|
|
|
imx_console_setup(struct console *co, char *options)
|
|
|
|
{
|
|
|
|
struct imx_port *sport;
|
|
|
|
int baud = 9600;
|
|
|
|
int bits = 8;
|
|
|
|
int parity = 'n';
|
|
|
|
int flow = 'n';
|
|
|
|
|
|
|
|
/*
|
|
|
|
* Check whether an invalid uart number has been specified, and
|
|
|
|
* if so, search for the first available port that does have
|
|
|
|
* console support.
|
|
|
|
*/
|
|
|
|
if (co->index == -1 || co->index >= ARRAY_SIZE(imx_ports))
|
|
|
|
co->index = 0;
|
2008-07-05 08:02:45 +00:00
|
|
|
sport = imx_ports[co->index];
|
2009-05-20 00:53:20 +00:00
|
|
|
if(sport == NULL)
|
|
|
|
return -ENODEV;
|
2005-04-16 22:20:36 +00:00
|
|
|
|
|
|
|
if (options)
|
|
|
|
uart_parse_options(options, &baud, &parity, &bits, &flow);
|
|
|
|
else
|
|
|
|
imx_console_get_options(sport, &baud, &parity, &bits);
|
|
|
|
|
2005-04-29 21:46:40 +00:00
|
|
|
imx_setup_ufcr(sport, 0);
|
|
|
|
|
2005-04-16 22:20:36 +00:00
|
|
|
return uart_set_options(&sport->port, co, baud, parity, bits, flow);
|
|
|
|
}
|
|
|
|
|
2005-10-01 21:56:34 +00:00
|
|
|
static struct uart_driver imx_reg;
|
2005-04-16 22:20:36 +00:00
|
|
|
static struct console imx_console = {
|
2008-07-05 08:02:48 +00:00
|
|
|
.name = DEV_NAME,
|
2005-04-16 22:20:36 +00:00
|
|
|
.write = imx_console_write,
|
|
|
|
.device = uart_console_device,
|
|
|
|
.setup = imx_console_setup,
|
|
|
|
.flags = CON_PRINTBUFFER,
|
|
|
|
.index = -1,
|
|
|
|
.data = &imx_reg,
|
|
|
|
};
|
|
|
|
|
|
|
|
#define IMX_CONSOLE &imx_console
|
|
|
|
#else
|
|
|
|
#define IMX_CONSOLE NULL
|
|
|
|
#endif
|
|
|
|
|
|
|
|
static struct uart_driver imx_reg = {
|
|
|
|
.owner = THIS_MODULE,
|
|
|
|
.driver_name = DRIVER_NAME,
|
2008-07-05 08:02:48 +00:00
|
|
|
.dev_name = DEV_NAME,
|
2005-04-16 22:20:36 +00:00
|
|
|
.major = SERIAL_IMX_MAJOR,
|
|
|
|
.minor = MINOR_START,
|
|
|
|
.nr = ARRAY_SIZE(imx_ports),
|
|
|
|
.cons = IMX_CONSOLE,
|
|
|
|
};
|
|
|
|
|
2005-11-09 22:32:44 +00:00
|
|
|
static int serial_imx_suspend(struct platform_device *dev, pm_message_t state)
|
2005-04-16 22:20:36 +00:00
|
|
|
{
|
2009-06-11 13:35:01 +00:00
|
|
|
struct imx_port *sport = platform_get_drvdata(dev);
|
2011-12-13 03:23:48 +00:00
|
|
|
unsigned int val;
|
|
|
|
|
|
|
|
/* enable wakeup from i.MX UART */
|
|
|
|
val = readl(sport->port.membase + UCR3);
|
|
|
|
val |= UCR3_AWAKEN;
|
|
|
|
writel(val, sport->port.membase + UCR3);
|
2005-04-16 22:20:36 +00:00
|
|
|
|
2009-06-11 13:35:01 +00:00
|
|
|
if (sport)
|
|
|
|
uart_suspend_port(&imx_reg, &sport->port);
|
2005-04-16 22:20:36 +00:00
|
|
|
|
2009-06-11 13:35:01 +00:00
|
|
|
return 0;
|
2005-04-16 22:20:36 +00:00
|
|
|
}
|
|
|
|
|
2005-11-09 22:32:44 +00:00
|
|
|
static int serial_imx_resume(struct platform_device *dev)
|
2005-04-16 22:20:36 +00:00
|
|
|
{
|
2009-06-11 13:35:01 +00:00
|
|
|
struct imx_port *sport = platform_get_drvdata(dev);
|
2011-12-13 03:23:48 +00:00
|
|
|
unsigned int val;
|
|
|
|
|
|
|
|
/* disable wakeup from i.MX UART */
|
|
|
|
val = readl(sport->port.membase + UCR3);
|
|
|
|
val &= ~UCR3_AWAKEN;
|
|
|
|
writel(val, sport->port.membase + UCR3);
|
2005-04-16 22:20:36 +00:00
|
|
|
|
2009-06-11 13:35:01 +00:00
|
|
|
if (sport)
|
|
|
|
uart_resume_port(&imx_reg, &sport->port);
|
2005-04-16 22:20:36 +00:00
|
|
|
|
2009-06-11 13:35:01 +00:00
|
|
|
return 0;
|
2005-04-16 22:20:36 +00:00
|
|
|
}
|
|
|
|
|
2011-06-24 18:04:34 +00:00
|
|
|
#ifdef CONFIG_OF
|
2011-12-15 08:16:34 +00:00
|
|
|
/*
|
|
|
|
* This function returns 1 iff pdev isn't a device instatiated by dt, 0 iff it
|
|
|
|
* could successfully get all information from dt or a negative errno.
|
|
|
|
*/
|
2011-06-24 18:04:34 +00:00
|
|
|
static int serial_imx_probe_dt(struct imx_port *sport,
|
|
|
|
struct platform_device *pdev)
|
|
|
|
{
|
|
|
|
struct device_node *np = pdev->dev.of_node;
|
|
|
|
const struct of_device_id *of_id =
|
|
|
|
of_match_device(imx_uart_dt_ids, &pdev->dev);
|
2011-09-22 06:48:13 +00:00
|
|
|
int ret;
|
2011-06-24 18:04:34 +00:00
|
|
|
|
|
|
|
if (!np)
|
2011-12-15 08:16:34 +00:00
|
|
|
/* no device tree device */
|
|
|
|
return 1;
|
2011-06-24 18:04:34 +00:00
|
|
|
|
2011-09-22 06:48:13 +00:00
|
|
|
ret = of_alias_get_id(np, "serial");
|
|
|
|
if (ret < 0) {
|
|
|
|
dev_err(&pdev->dev, "failed to get alias id, errno %d\n", ret);
|
2011-12-14 20:26:51 +00:00
|
|
|
return ret;
|
2011-09-22 06:48:13 +00:00
|
|
|
}
|
|
|
|
sport->port.line = ret;
|
2011-06-24 18:04:34 +00:00
|
|
|
|
|
|
|
if (of_get_property(np, "fsl,uart-has-rtscts", NULL))
|
|
|
|
sport->have_rtscts = 1;
|
|
|
|
|
|
|
|
if (of_get_property(np, "fsl,irda-mode", NULL))
|
|
|
|
sport->use_irda = 1;
|
|
|
|
|
|
|
|
sport->devdata = of_id->data;
|
|
|
|
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
#else
|
|
|
|
static inline int serial_imx_probe_dt(struct imx_port *sport,
|
|
|
|
struct platform_device *pdev)
|
|
|
|
{
|
2011-12-15 08:16:34 +00:00
|
|
|
return 1;
|
2011-06-24 18:04:34 +00:00
|
|
|
}
|
|
|
|
#endif
|
|
|
|
|
|
|
|
static void serial_imx_probe_pdata(struct imx_port *sport,
|
|
|
|
struct platform_device *pdev)
|
|
|
|
{
|
|
|
|
struct imxuart_platform_data *pdata = pdev->dev.platform_data;
|
|
|
|
|
|
|
|
sport->port.line = pdev->id;
|
|
|
|
sport->devdata = (struct imx_uart_data *) pdev->id_entry->driver_data;
|
|
|
|
|
|
|
|
if (!pdata)
|
|
|
|
return;
|
|
|
|
|
|
|
|
if (pdata->flags & IMXUART_HAVE_RTSCTS)
|
|
|
|
sport->have_rtscts = 1;
|
|
|
|
|
|
|
|
if (pdata->flags & IMXUART_IRDA)
|
|
|
|
sport->use_irda = 1;
|
|
|
|
}
|
|
|
|
|
2008-07-05 08:02:45 +00:00
|
|
|
static int serial_imx_probe(struct platform_device *pdev)
|
2005-04-16 22:20:36 +00:00
|
|
|
{
|
2008-07-05 08:02:45 +00:00
|
|
|
struct imx_port *sport;
|
2006-05-04 13:07:42 +00:00
|
|
|
struct imxuart_platform_data *pdata;
|
2008-07-05 08:02:45 +00:00
|
|
|
void __iomem *base;
|
|
|
|
int ret = 0;
|
|
|
|
struct resource *res;
|
2012-05-06 12:21:05 +00:00
|
|
|
struct pinctrl *pinctrl;
|
2008-07-05 08:02:45 +00:00
|
|
|
|
|
|
|
sport = kzalloc(sizeof(*sport), GFP_KERNEL);
|
|
|
|
if (!sport)
|
|
|
|
return -ENOMEM;
|
2006-05-04 13:07:42 +00:00
|
|
|
|
2011-06-24 18:04:34 +00:00
|
|
|
ret = serial_imx_probe_dt(sport, pdev);
|
2011-12-15 08:16:34 +00:00
|
|
|
if (ret > 0)
|
2011-06-24 18:04:34 +00:00
|
|
|
serial_imx_probe_pdata(sport, pdev);
|
2011-12-15 08:16:34 +00:00
|
|
|
else if (ret < 0)
|
|
|
|
goto free;
|
2011-06-24 18:04:34 +00:00
|
|
|
|
2008-07-05 08:02:45 +00:00
|
|
|
res = platform_get_resource(pdev, IORESOURCE_MEM, 0);
|
|
|
|
if (!res) {
|
|
|
|
ret = -ENODEV;
|
|
|
|
goto free;
|
|
|
|
}
|
|
|
|
|
|
|
|
base = ioremap(res->start, PAGE_SIZE);
|
|
|
|
if (!base) {
|
|
|
|
ret = -ENOMEM;
|
|
|
|
goto free;
|
|
|
|
}
|
|
|
|
|
|
|
|
sport->port.dev = &pdev->dev;
|
|
|
|
sport->port.mapbase = res->start;
|
|
|
|
sport->port.membase = base;
|
|
|
|
sport->port.type = PORT_IMX,
|
|
|
|
sport->port.iotype = UPIO_MEM;
|
|
|
|
sport->port.irq = platform_get_irq(pdev, 0);
|
|
|
|
sport->rxirq = platform_get_irq(pdev, 0);
|
|
|
|
sport->txirq = platform_get_irq(pdev, 1);
|
|
|
|
sport->rtsirq = platform_get_irq(pdev, 2);
|
|
|
|
sport->port.fifosize = 32;
|
|
|
|
sport->port.ops = &imx_pops;
|
|
|
|
sport->port.flags = UPF_BOOT_AUTOCONF;
|
|
|
|
init_timer(&sport->timer);
|
|
|
|
sport->timer.function = imx_timeout;
|
|
|
|
sport->timer.data = (unsigned long)sport;
|
2008-07-05 08:02:46 +00:00
|
|
|
|
2012-05-06 12:21:05 +00:00
|
|
|
pinctrl = devm_pinctrl_get_select_default(&pdev->dev);
|
|
|
|
if (IS_ERR(pinctrl)) {
|
|
|
|
ret = PTR_ERR(pinctrl);
|
|
|
|
goto unmap;
|
|
|
|
}
|
|
|
|
|
2012-03-07 08:31:43 +00:00
|
|
|
sport->clk_ipg = devm_clk_get(&pdev->dev, "ipg");
|
|
|
|
if (IS_ERR(sport->clk_ipg)) {
|
|
|
|
ret = PTR_ERR(sport->clk_ipg);
|
2008-07-05 08:02:46 +00:00
|
|
|
goto unmap;
|
|
|
|
}
|
|
|
|
|
2012-03-07 08:31:43 +00:00
|
|
|
sport->clk_per = devm_clk_get(&pdev->dev, "per");
|
|
|
|
if (IS_ERR(sport->clk_per)) {
|
|
|
|
ret = PTR_ERR(sport->clk_per);
|
|
|
|
goto unmap;
|
|
|
|
}
|
|
|
|
|
|
|
|
clk_prepare_enable(sport->clk_per);
|
|
|
|
clk_prepare_enable(sport->clk_ipg);
|
|
|
|
|
|
|
|
sport->port.uartclk = clk_get_rate(sport->clk_per);
|
2008-07-05 08:02:45 +00:00
|
|
|
|
2011-06-24 18:04:34 +00:00
|
|
|
imx_ports[sport->port.line] = sport;
|
2006-05-04 13:07:42 +00:00
|
|
|
|
2008-07-05 08:02:45 +00:00
|
|
|
pdata = pdev->dev.platform_data;
|
2009-12-22 00:26:46 +00:00
|
|
|
if (pdata && pdata->init) {
|
2008-09-02 08:19:29 +00:00
|
|
|
ret = pdata->init(pdev);
|
|
|
|
if (ret)
|
|
|
|
goto clkput;
|
|
|
|
}
|
2008-07-05 08:02:45 +00:00
|
|
|
|
2009-06-11 13:39:21 +00:00
|
|
|
ret = uart_add_one_port(&imx_reg, &sport->port);
|
|
|
|
if (ret)
|
|
|
|
goto deinit;
|
2008-07-05 08:02:45 +00:00
|
|
|
platform_set_drvdata(pdev, &sport->port);
|
2006-05-04 13:07:42 +00:00
|
|
|
|
2005-04-16 22:20:36 +00:00
|
|
|
return 0;
|
2009-06-11 13:39:21 +00:00
|
|
|
deinit:
|
2009-12-22 00:26:46 +00:00
|
|
|
if (pdata && pdata->exit)
|
2009-06-11 13:39:21 +00:00
|
|
|
pdata->exit(pdev);
|
2008-09-02 08:19:29 +00:00
|
|
|
clkput:
|
2012-03-07 08:31:43 +00:00
|
|
|
clk_disable_unprepare(sport->clk_per);
|
|
|
|
clk_disable_unprepare(sport->clk_ipg);
|
2008-07-05 08:02:46 +00:00
|
|
|
unmap:
|
|
|
|
iounmap(sport->port.membase);
|
2008-07-05 08:02:45 +00:00
|
|
|
free:
|
|
|
|
kfree(sport);
|
|
|
|
|
|
|
|
return ret;
|
2005-04-16 22:20:36 +00:00
|
|
|
}
|
|
|
|
|
2008-07-05 08:02:45 +00:00
|
|
|
static int serial_imx_remove(struct platform_device *pdev)
|
2005-04-16 22:20:36 +00:00
|
|
|
{
|
2008-07-05 08:02:45 +00:00
|
|
|
struct imxuart_platform_data *pdata;
|
|
|
|
struct imx_port *sport = platform_get_drvdata(pdev);
|
2005-04-16 22:20:36 +00:00
|
|
|
|
2008-07-05 08:02:45 +00:00
|
|
|
pdata = pdev->dev.platform_data;
|
|
|
|
|
|
|
|
platform_set_drvdata(pdev, NULL);
|
2005-04-16 22:20:36 +00:00
|
|
|
|
2012-03-07 08:31:43 +00:00
|
|
|
uart_remove_one_port(&imx_reg, &sport->port);
|
|
|
|
|
|
|
|
clk_disable_unprepare(sport->clk_per);
|
|
|
|
clk_disable_unprepare(sport->clk_ipg);
|
2008-07-05 08:02:46 +00:00
|
|
|
|
2009-12-22 00:26:46 +00:00
|
|
|
if (pdata && pdata->exit)
|
2008-07-05 08:02:45 +00:00
|
|
|
pdata->exit(pdev);
|
|
|
|
|
2008-07-05 08:02:45 +00:00
|
|
|
iounmap(sport->port.membase);
|
|
|
|
kfree(sport);
|
|
|
|
|
2005-04-16 22:20:36 +00:00
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
2005-11-09 22:32:44 +00:00
|
|
|
static struct platform_driver serial_imx_driver = {
|
2009-06-11 13:35:01 +00:00
|
|
|
.probe = serial_imx_probe,
|
|
|
|
.remove = serial_imx_remove,
|
2005-04-16 22:20:36 +00:00
|
|
|
|
|
|
|
.suspend = serial_imx_suspend,
|
|
|
|
.resume = serial_imx_resume,
|
2011-06-24 18:04:33 +00:00
|
|
|
.id_table = imx_uart_devtype,
|
2005-11-09 22:32:44 +00:00
|
|
|
.driver = {
|
2009-06-11 13:35:01 +00:00
|
|
|
.name = "imx-uart",
|
2008-04-15 21:34:35 +00:00
|
|
|
.owner = THIS_MODULE,
|
2011-06-24 18:04:34 +00:00
|
|
|
.of_match_table = imx_uart_dt_ids,
|
2005-11-09 22:32:44 +00:00
|
|
|
},
|
2005-04-16 22:20:36 +00:00
|
|
|
};
|
|
|
|
|
|
|
|
static int __init imx_serial_init(void)
|
|
|
|
{
|
|
|
|
int ret;
|
|
|
|
|
|
|
|
printk(KERN_INFO "Serial: IMX driver\n");
|
|
|
|
|
|
|
|
ret = uart_register_driver(&imx_reg);
|
|
|
|
if (ret)
|
|
|
|
return ret;
|
|
|
|
|
2005-11-09 22:32:44 +00:00
|
|
|
ret = platform_driver_register(&serial_imx_driver);
|
2005-04-16 22:20:36 +00:00
|
|
|
if (ret != 0)
|
|
|
|
uart_unregister_driver(&imx_reg);
|
|
|
|
|
2011-11-22 13:22:55 +00:00
|
|
|
return ret;
|
2005-04-16 22:20:36 +00:00
|
|
|
}
|
|
|
|
|
|
|
|
static void __exit imx_serial_exit(void)
|
|
|
|
{
|
2005-11-21 17:05:21 +00:00
|
|
|
platform_driver_unregister(&serial_imx_driver);
|
2007-07-17 12:35:46 +00:00
|
|
|
uart_unregister_driver(&imx_reg);
|
2005-04-16 22:20:36 +00:00
|
|
|
}
|
|
|
|
|
|
|
|
module_init(imx_serial_init);
|
|
|
|
module_exit(imx_serial_exit);
|
|
|
|
|
|
|
|
MODULE_AUTHOR("Sascha Hauer");
|
|
|
|
MODULE_DESCRIPTION("IMX generic serial port driver");
|
|
|
|
MODULE_LICENSE("GPL");
|
2008-04-15 21:34:35 +00:00
|
|
|
MODULE_ALIAS("platform:imx-uart");
|