2020-07-27 11:55:55 +00:00
|
|
|
// SPDX-License-Identifier: GPL-2.0-only
|
|
|
|
/****************************************************************************
|
|
|
|
* Driver for Solarflare network controllers and boards
|
|
|
|
* Copyright 2018 Solarflare Communications Inc.
|
|
|
|
* Copyright 2019-2020 Xilinx Inc.
|
|
|
|
*
|
|
|
|
* This program is free software; you can redistribute it and/or modify it
|
|
|
|
* under the terms of the GNU General Public License version 2 as published
|
|
|
|
* by the Free Software Foundation, incorporated herein by reference.
|
|
|
|
*/
|
|
|
|
|
|
|
|
#include "ef100_nic.h"
|
|
|
|
#include "efx_common.h"
|
|
|
|
#include "efx_channels.h"
|
|
|
|
#include "io.h"
|
|
|
|
#include "selftest.h"
|
|
|
|
#include "ef100_regs.h"
|
|
|
|
#include "mcdi.h"
|
|
|
|
#include "mcdi_pcol.h"
|
|
|
|
#include "mcdi_port_common.h"
|
|
|
|
#include "mcdi_functions.h"
|
|
|
|
#include "mcdi_filters.h"
|
|
|
|
#include "ef100_rx.h"
|
|
|
|
#include "ef100_tx.h"
|
|
|
|
#include "ef100_netdev.h"
|
|
|
|
|
|
|
|
#define EF100_MAX_VIS 4096
|
|
|
|
|
2020-07-27 11:56:11 +00:00
|
|
|
#define EF100_RESET_PORT ((ETH_RESET_MAC | ETH_RESET_PHY) << ETH_RESET_SHARED_SHIFT)
|
|
|
|
|
2020-07-27 11:55:55 +00:00
|
|
|
/* MCDI
|
|
|
|
*/
|
|
|
|
static int ef100_get_warm_boot_count(struct efx_nic *efx)
|
|
|
|
{
|
|
|
|
efx_dword_t reg;
|
|
|
|
|
|
|
|
efx_readd(efx, ®, efx_reg(efx, ER_GZ_MC_SFT_STATUS));
|
|
|
|
|
|
|
|
if (EFX_DWORD_FIELD(reg, EFX_DWORD_0) == 0xffffffff) {
|
|
|
|
netif_err(efx, hw, efx->net_dev, "Hardware unavailable\n");
|
|
|
|
efx->state = STATE_DISABLED;
|
|
|
|
return -ENETDOWN;
|
|
|
|
} else {
|
|
|
|
return EFX_DWORD_FIELD(reg, EFX_WORD_1) == 0xb007 ?
|
|
|
|
EFX_DWORD_FIELD(reg, EFX_WORD_0) : -EIO;
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
|
|
|
/* Event handling
|
|
|
|
*/
|
|
|
|
static int ef100_ev_probe(struct efx_channel *channel)
|
|
|
|
{
|
|
|
|
/* Allocate an extra descriptor for the QMDA status completion entry */
|
|
|
|
return efx_nic_alloc_buffer(channel->efx, &channel->eventq.buf,
|
|
|
|
(channel->eventq_mask + 2) *
|
|
|
|
sizeof(efx_qword_t),
|
|
|
|
GFP_KERNEL);
|
|
|
|
}
|
|
|
|
|
|
|
|
static irqreturn_t ef100_msi_interrupt(int irq, void *dev_id)
|
|
|
|
{
|
|
|
|
struct efx_msi_context *context = dev_id;
|
|
|
|
struct efx_nic *efx = context->efx;
|
|
|
|
|
|
|
|
netif_vdbg(efx, intr, efx->net_dev,
|
|
|
|
"IRQ %d on CPU %d\n", irq, raw_smp_processor_id());
|
|
|
|
|
|
|
|
if (likely(READ_ONCE(efx->irq_soft_enabled))) {
|
|
|
|
/* Note test interrupts */
|
|
|
|
if (context->index == efx->irq_level)
|
|
|
|
efx->last_irq_cpu = raw_smp_processor_id();
|
|
|
|
|
|
|
|
/* Schedule processing of the channel */
|
|
|
|
efx_schedule_channel_irq(efx->channel[context->index]);
|
|
|
|
}
|
|
|
|
|
|
|
|
return IRQ_HANDLED;
|
|
|
|
}
|
|
|
|
|
2020-07-27 11:56:11 +00:00
|
|
|
/* Other
|
|
|
|
*/
|
|
|
|
|
|
|
|
static enum reset_type ef100_map_reset_reason(enum reset_type reason)
|
|
|
|
{
|
|
|
|
if (reason == RESET_TYPE_TX_WATCHDOG)
|
|
|
|
return reason;
|
|
|
|
return RESET_TYPE_DISABLE;
|
|
|
|
}
|
|
|
|
|
|
|
|
static int ef100_map_reset_flags(u32 *flags)
|
|
|
|
{
|
|
|
|
/* Only perform a RESET_TYPE_ALL because we don't support MC_REBOOTs */
|
|
|
|
if ((*flags & EF100_RESET_PORT)) {
|
|
|
|
*flags &= ~EF100_RESET_PORT;
|
|
|
|
return RESET_TYPE_ALL;
|
|
|
|
}
|
|
|
|
if (*flags & ETH_RESET_MGMT) {
|
|
|
|
*flags &= ~ETH_RESET_MGMT;
|
|
|
|
return RESET_TYPE_DISABLE;
|
|
|
|
}
|
|
|
|
|
|
|
|
return -EINVAL;
|
|
|
|
}
|
|
|
|
|
|
|
|
static int ef100_reset(struct efx_nic *efx, enum reset_type reset_type)
|
|
|
|
{
|
|
|
|
int rc;
|
|
|
|
|
|
|
|
dev_close(efx->net_dev);
|
|
|
|
|
|
|
|
if (reset_type == RESET_TYPE_TX_WATCHDOG) {
|
|
|
|
netif_device_attach(efx->net_dev);
|
|
|
|
__clear_bit(reset_type, &efx->reset_pending);
|
|
|
|
rc = dev_open(efx->net_dev, NULL);
|
|
|
|
} else if (reset_type == RESET_TYPE_ALL) {
|
|
|
|
netif_device_attach(efx->net_dev);
|
|
|
|
|
|
|
|
rc = dev_open(efx->net_dev, NULL);
|
|
|
|
} else {
|
|
|
|
rc = 1; /* Leave the device closed */
|
|
|
|
}
|
|
|
|
return rc;
|
|
|
|
}
|
|
|
|
|
2020-07-27 11:55:55 +00:00
|
|
|
/* NIC level access functions
|
|
|
|
*/
|
|
|
|
const struct efx_nic_type ef100_pf_nic_type = {
|
|
|
|
.revision = EFX_REV_EF100,
|
|
|
|
.is_vf = false,
|
|
|
|
.probe = ef100_probe_pf,
|
|
|
|
.mcdi_max_ver = 2,
|
|
|
|
.irq_enable_master = efx_port_dummy_op_void,
|
|
|
|
.irq_disable_non_ev = efx_port_dummy_op_void,
|
|
|
|
.push_irq_moderation = efx_channel_dummy_op_void,
|
|
|
|
.min_interrupt_mode = EFX_INT_MODE_MSIX,
|
2020-07-27 11:56:11 +00:00
|
|
|
.map_reset_reason = ef100_map_reset_reason,
|
|
|
|
.map_reset_flags = ef100_map_reset_flags,
|
|
|
|
.reset = ef100_reset,
|
2020-07-27 11:55:55 +00:00
|
|
|
|
|
|
|
.ev_probe = ef100_ev_probe,
|
|
|
|
.irq_handle_msi = ef100_msi_interrupt,
|
|
|
|
|
|
|
|
/* Per-type bar/size configuration not used on ef100. Location of
|
|
|
|
* registers is defined by extended capabilities.
|
|
|
|
*/
|
|
|
|
.mem_bar = NULL,
|
|
|
|
.mem_map_size = NULL,
|
|
|
|
|
|
|
|
};
|
|
|
|
|
|
|
|
/* NIC probe and remove
|
|
|
|
*/
|
|
|
|
static int ef100_probe_main(struct efx_nic *efx)
|
|
|
|
{
|
|
|
|
unsigned int bar_size = resource_size(&efx->pci_dev->resource[efx->mem_bar]);
|
|
|
|
struct net_device *net_dev = efx->net_dev;
|
|
|
|
struct ef100_nic_data *nic_data;
|
|
|
|
int i, rc;
|
|
|
|
|
|
|
|
if (WARN_ON(bar_size == 0))
|
|
|
|
return -EIO;
|
|
|
|
|
|
|
|
nic_data = kzalloc(sizeof(*nic_data), GFP_KERNEL);
|
|
|
|
if (!nic_data)
|
|
|
|
return -ENOMEM;
|
|
|
|
efx->nic_data = nic_data;
|
|
|
|
nic_data->efx = efx;
|
|
|
|
net_dev->features |= efx->type->offload_features;
|
|
|
|
net_dev->hw_features |= efx->type->offload_features;
|
|
|
|
|
|
|
|
/* Get the MC's warm boot count. In case it's rebooting right
|
|
|
|
* now, be prepared to retry.
|
|
|
|
*/
|
|
|
|
i = 0;
|
|
|
|
for (;;) {
|
|
|
|
rc = ef100_get_warm_boot_count(efx);
|
|
|
|
if (rc >= 0)
|
|
|
|
break;
|
|
|
|
if (++i == 5)
|
|
|
|
goto fail;
|
|
|
|
ssleep(1);
|
|
|
|
}
|
|
|
|
nic_data->warm_boot_count = rc;
|
|
|
|
|
|
|
|
/* In case we're recovering from a crash (kexec), we want to
|
|
|
|
* cancel any outstanding request by the previous user of this
|
|
|
|
* function. We send a special message using the least
|
|
|
|
* significant bits of the 'high' (doorbell) register.
|
|
|
|
*/
|
|
|
|
_efx_writed(efx, cpu_to_le32(1), efx_reg(efx, ER_GZ_MC_DB_HWRD));
|
|
|
|
|
|
|
|
/* Post-IO section. */
|
|
|
|
|
|
|
|
efx->max_vis = EF100_MAX_VIS;
|
|
|
|
|
|
|
|
rc = efx_init_channels(efx);
|
|
|
|
if (rc)
|
|
|
|
goto fail;
|
|
|
|
|
|
|
|
rc = ef100_register_netdev(efx);
|
|
|
|
if (rc)
|
|
|
|
goto fail;
|
|
|
|
|
|
|
|
return 0;
|
|
|
|
fail:
|
|
|
|
return rc;
|
|
|
|
}
|
|
|
|
|
|
|
|
int ef100_probe_pf(struct efx_nic *efx)
|
|
|
|
{
|
|
|
|
return ef100_probe_main(efx);
|
|
|
|
}
|
|
|
|
|
|
|
|
void ef100_remove(struct efx_nic *efx)
|
|
|
|
{
|
|
|
|
struct ef100_nic_data *nic_data = efx->nic_data;
|
|
|
|
|
|
|
|
ef100_unregister_netdev(efx);
|
|
|
|
efx_fini_channels(efx);
|
|
|
|
kfree(efx->phy_data);
|
|
|
|
efx->phy_data = NULL;
|
|
|
|
kfree(nic_data);
|
|
|
|
efx->nic_data = NULL;
|
|
|
|
}
|