2019-05-27 06:55:01 +00:00
|
|
|
/* SPDX-License-Identifier: GPL-2.0-or-later */
|
2017-01-21 23:30:47 +00:00
|
|
|
/*
|
|
|
|
* MIPI Display Bus Interface (DBI) LCD controller support
|
|
|
|
*
|
|
|
|
* Copyright 2016 Noralf Trønnes
|
|
|
|
*/
|
|
|
|
|
|
|
|
#ifndef __LINUX_MIPI_DBI_H
|
|
|
|
#define __LINUX_MIPI_DBI_H
|
|
|
|
|
2019-02-25 14:42:30 +00:00
|
|
|
#include <linux/mutex.h>
|
|
|
|
#include <drm/drm_device.h>
|
|
|
|
#include <drm/drm_simple_kms_helper.h>
|
2017-01-21 23:30:47 +00:00
|
|
|
|
2019-01-15 04:36:41 +00:00
|
|
|
struct drm_rect;
|
2017-01-21 23:30:47 +00:00
|
|
|
struct spi_device;
|
|
|
|
struct gpio_desc;
|
|
|
|
struct regulator;
|
|
|
|
|
|
|
|
/**
|
2019-07-22 10:43:07 +00:00
|
|
|
* struct mipi_dbi - MIPI DBI interface
|
2017-01-21 23:30:47 +00:00
|
|
|
*/
|
|
|
|
struct mipi_dbi {
|
2019-07-22 10:43:07 +00:00
|
|
|
/**
|
|
|
|
* @cmdlock: Command lock
|
|
|
|
*/
|
|
|
|
struct mutex cmdlock;
|
|
|
|
|
|
|
|
/**
|
|
|
|
* @command: Bus specific callback executing commands.
|
|
|
|
*/
|
|
|
|
int (*command)(struct mipi_dbi *dbi, u8 *cmd, u8 *param, size_t num);
|
|
|
|
|
|
|
|
/**
|
|
|
|
* @read_commands: Array of read commands terminated by a zero entry.
|
|
|
|
* Reading is disabled if this is NULL.
|
|
|
|
*/
|
|
|
|
const u8 *read_commands;
|
|
|
|
|
|
|
|
/**
|
|
|
|
* @swap_bytes: Swap bytes in buffer before transfer
|
|
|
|
*/
|
|
|
|
bool swap_bytes;
|
|
|
|
|
|
|
|
/**
|
|
|
|
* @reset: Optional reset gpio
|
|
|
|
*/
|
|
|
|
struct gpio_desc *reset;
|
|
|
|
|
|
|
|
/* Type C specific */
|
|
|
|
|
|
|
|
/**
|
|
|
|
* @spi: SPI device
|
|
|
|
*/
|
|
|
|
struct spi_device *spi;
|
|
|
|
|
|
|
|
/**
|
|
|
|
* @dc: Optional D/C gpio.
|
|
|
|
*/
|
|
|
|
struct gpio_desc *dc;
|
|
|
|
|
|
|
|
/**
|
|
|
|
* @tx_buf9: Buffer used for Option 1 9-bit conversion
|
|
|
|
*/
|
|
|
|
void *tx_buf9;
|
|
|
|
|
|
|
|
/**
|
|
|
|
* @tx_buf9_len: Size of tx_buf9.
|
|
|
|
*/
|
|
|
|
size_t tx_buf9_len;
|
|
|
|
};
|
|
|
|
|
|
|
|
/**
|
|
|
|
* struct mipi_dbi_dev - MIPI DBI device
|
|
|
|
*/
|
|
|
|
struct mipi_dbi_dev {
|
2019-02-25 14:42:30 +00:00
|
|
|
/**
|
|
|
|
* @drm: DRM device
|
|
|
|
*/
|
|
|
|
struct drm_device drm;
|
|
|
|
|
|
|
|
/**
|
|
|
|
* @pipe: Display pipe structure
|
|
|
|
*/
|
|
|
|
struct drm_simple_display_pipe pipe;
|
|
|
|
|
2019-07-19 15:59:16 +00:00
|
|
|
/**
|
|
|
|
* @connector: Connector
|
|
|
|
*/
|
|
|
|
struct drm_connector connector;
|
|
|
|
|
|
|
|
/**
|
|
|
|
* @mode: Fixed display mode
|
|
|
|
*/
|
|
|
|
struct drm_display_mode mode;
|
|
|
|
|
2019-07-22 10:43:07 +00:00
|
|
|
/**
|
|
|
|
* @tx_buf: Buffer used for transfer (copy clip rect area)
|
|
|
|
*/
|
2017-01-21 23:30:47 +00:00
|
|
|
u16 *tx_buf;
|
2019-07-22 10:43:07 +00:00
|
|
|
|
|
|
|
/**
|
|
|
|
* @rotation: initial rotation in degrees Counter Clock Wise
|
|
|
|
*/
|
2017-01-21 23:30:47 +00:00
|
|
|
unsigned int rotation;
|
2019-07-22 10:43:07 +00:00
|
|
|
|
2020-01-15 12:45:46 +00:00
|
|
|
/**
|
|
|
|
* @left_offset: Horizontal offset of the display relative to the
|
|
|
|
* controller's driver array
|
|
|
|
*/
|
|
|
|
unsigned int left_offset;
|
|
|
|
|
|
|
|
/**
|
|
|
|
* @top_offset: Vertical offset of the display relative to the
|
|
|
|
* controller's driver array
|
|
|
|
*/
|
|
|
|
unsigned int top_offset;
|
|
|
|
|
2019-07-22 10:43:07 +00:00
|
|
|
/**
|
|
|
|
* @backlight: backlight device (optional)
|
|
|
|
*/
|
2017-01-21 23:30:47 +00:00
|
|
|
struct backlight_device *backlight;
|
2019-07-22 10:43:07 +00:00
|
|
|
|
|
|
|
/**
|
|
|
|
* @regulator: power regulator (optional)
|
|
|
|
*/
|
2017-01-21 23:30:47 +00:00
|
|
|
struct regulator *regulator;
|
2019-07-22 10:43:07 +00:00
|
|
|
|
|
|
|
/**
|
|
|
|
* @dbi: MIPI DBI interface
|
|
|
|
*/
|
|
|
|
struct mipi_dbi dbi;
|
2022-02-27 12:47:12 +00:00
|
|
|
|
|
|
|
/**
|
|
|
|
* @driver_private: Driver private data.
|
|
|
|
* Necessary for drivers with private data since devm_drm_dev_alloc()
|
|
|
|
* can't allocate structures that embed a structure which then again
|
|
|
|
* embeds drm_device.
|
|
|
|
*/
|
|
|
|
void *driver_private;
|
2017-01-21 23:30:47 +00:00
|
|
|
};
|
|
|
|
|
2019-07-22 10:43:07 +00:00
|
|
|
static inline struct mipi_dbi_dev *drm_to_mipi_dbi_dev(struct drm_device *drm)
|
2017-01-21 23:30:47 +00:00
|
|
|
{
|
2019-07-22 10:43:07 +00:00
|
|
|
return container_of(drm, struct mipi_dbi_dev, drm);
|
2017-01-21 23:30:47 +00:00
|
|
|
}
|
|
|
|
|
2019-07-22 10:43:05 +00:00
|
|
|
int mipi_dbi_spi_init(struct spi_device *spi, struct mipi_dbi *dbi,
|
2017-08-03 22:33:45 +00:00
|
|
|
struct gpio_desc *dc);
|
2019-07-22 10:43:07 +00:00
|
|
|
int mipi_dbi_dev_init_with_formats(struct mipi_dbi_dev *dbidev,
|
|
|
|
const struct drm_simple_display_pipe_funcs *funcs,
|
|
|
|
const uint32_t *formats, unsigned int format_count,
|
|
|
|
const struct drm_display_mode *mode,
|
|
|
|
unsigned int rotation, size_t tx_buf_size);
|
|
|
|
int mipi_dbi_dev_init(struct mipi_dbi_dev *dbidev,
|
|
|
|
const struct drm_simple_display_pipe_funcs *funcs,
|
|
|
|
const struct drm_display_mode *mode, unsigned int rotation);
|
2019-01-15 04:36:42 +00:00
|
|
|
void mipi_dbi_pipe_update(struct drm_simple_display_pipe *pipe,
|
|
|
|
struct drm_plane_state *old_state);
|
2019-07-22 10:43:07 +00:00
|
|
|
void mipi_dbi_enable_flush(struct mipi_dbi_dev *dbidev,
|
2018-03-23 15:35:09 +00:00
|
|
|
struct drm_crtc_state *crtc_state,
|
|
|
|
struct drm_plane_state *plan_state);
|
2017-01-21 23:30:47 +00:00
|
|
|
void mipi_dbi_pipe_disable(struct drm_simple_display_pipe *pipe);
|
2019-07-22 10:43:05 +00:00
|
|
|
void mipi_dbi_hw_reset(struct mipi_dbi *dbi);
|
|
|
|
bool mipi_dbi_display_is_on(struct mipi_dbi *dbi);
|
2019-07-22 10:43:07 +00:00
|
|
|
int mipi_dbi_poweron_reset(struct mipi_dbi_dev *dbidev);
|
|
|
|
int mipi_dbi_poweron_conditional_reset(struct mipi_dbi_dev *dbidev);
|
2019-07-19 15:59:12 +00:00
|
|
|
|
2017-11-19 20:12:07 +00:00
|
|
|
u32 mipi_dbi_spi_cmd_max_speed(struct spi_device *spi, size_t len);
|
2019-07-19 15:59:12 +00:00
|
|
|
int mipi_dbi_spi_transfer(struct spi_device *spi, u32 speed_hz,
|
|
|
|
u8 bpw, const void *buf, size_t len);
|
2017-01-21 23:30:47 +00:00
|
|
|
|
2019-07-22 10:43:05 +00:00
|
|
|
int mipi_dbi_command_read(struct mipi_dbi *dbi, u8 cmd, u8 *val);
|
|
|
|
int mipi_dbi_command_buf(struct mipi_dbi *dbi, u8 cmd, u8 *data, size_t len);
|
2020-03-16 16:42:49 +00:00
|
|
|
int mipi_dbi_command_stackbuf(struct mipi_dbi *dbi, u8 cmd, const u8 *data,
|
|
|
|
size_t len);
|
2017-11-19 20:12:07 +00:00
|
|
|
int mipi_dbi_buf_copy(void *dst, struct drm_framebuffer *fb,
|
2019-01-15 04:36:41 +00:00
|
|
|
struct drm_rect *clip, bool swap);
|
2017-01-21 23:30:47 +00:00
|
|
|
/**
|
|
|
|
* mipi_dbi_command - MIPI DCS command with optional parameter(s)
|
2019-07-22 10:43:05 +00:00
|
|
|
* @dbi: MIPI DBI structure
|
2017-01-21 23:30:47 +00:00
|
|
|
* @cmd: Command
|
2021-01-01 21:18:17 +00:00
|
|
|
* @seq: Optional parameter(s)
|
2017-01-21 23:30:47 +00:00
|
|
|
*
|
|
|
|
* Send MIPI DCS command to the controller. Use mipi_dbi_command_read() for
|
|
|
|
* get/read.
|
|
|
|
*
|
|
|
|
* Returns:
|
|
|
|
* Zero on success, negative error code on failure.
|
|
|
|
*/
|
2019-07-22 10:43:05 +00:00
|
|
|
#define mipi_dbi_command(dbi, cmd, seq...) \
|
2017-01-21 23:30:47 +00:00
|
|
|
({ \
|
2020-03-16 16:42:49 +00:00
|
|
|
const u8 d[] = { seq }; \
|
2021-07-02 13:56:01 +00:00
|
|
|
struct device *dev = &(dbi)->spi->dev; \
|
|
|
|
int ret; \
|
|
|
|
ret = mipi_dbi_command_stackbuf(dbi, cmd, d, ARRAY_SIZE(d)); \
|
|
|
|
if (ret) \
|
|
|
|
dev_err_ratelimited(dev, "error %d when sending command %#02x\n", ret, cmd); \
|
|
|
|
ret; \
|
2017-01-21 23:30:47 +00:00
|
|
|
})
|
|
|
|
|
|
|
|
#ifdef CONFIG_DEBUG_FS
|
2020-03-10 13:31:21 +00:00
|
|
|
void mipi_dbi_debugfs_init(struct drm_minor *minor);
|
2017-01-21 23:30:47 +00:00
|
|
|
#else
|
2021-12-21 19:37:54 +00:00
|
|
|
static inline void mipi_dbi_debugfs_init(struct drm_minor *minor) {}
|
2017-01-21 23:30:47 +00:00
|
|
|
#endif
|
|
|
|
|
|
|
|
#endif /* __LINUX_MIPI_DBI_H */
|