2009-04-30 07:02:49 +00:00
|
|
|
/*
|
|
|
|
* SuperH Timer Support - MTU2
|
|
|
|
*
|
|
|
|
* Copyright (C) 2009 Magnus Damm
|
|
|
|
*
|
|
|
|
* This program is free software; you can redistribute it and/or modify
|
|
|
|
* it under the terms of the GNU General Public License as published by
|
|
|
|
* the Free Software Foundation; either version 2 of the License
|
|
|
|
*
|
|
|
|
* This program is distributed in the hope that it will be useful,
|
|
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
|
|
* GNU General Public License for more details.
|
|
|
|
*
|
|
|
|
* You should have received a copy of the GNU General Public License
|
|
|
|
* along with this program; if not, write to the Free Software
|
|
|
|
* Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
|
|
|
|
*/
|
|
|
|
|
|
|
|
#include <linux/init.h>
|
|
|
|
#include <linux/platform_device.h>
|
|
|
|
#include <linux/spinlock.h>
|
|
|
|
#include <linux/interrupt.h>
|
|
|
|
#include <linux/ioport.h>
|
|
|
|
#include <linux/delay.h>
|
|
|
|
#include <linux/io.h>
|
|
|
|
#include <linux/clk.h>
|
|
|
|
#include <linux/irq.h>
|
|
|
|
#include <linux/err.h>
|
|
|
|
#include <linux/clockchips.h>
|
2009-05-03 08:57:17 +00:00
|
|
|
#include <linux/sh_timer.h>
|
include cleanup: Update gfp.h and slab.h includes to prepare for breaking implicit slab.h inclusion from percpu.h
percpu.h is included by sched.h and module.h and thus ends up being
included when building most .c files. percpu.h includes slab.h which
in turn includes gfp.h making everything defined by the two files
universally available and complicating inclusion dependencies.
percpu.h -> slab.h dependency is about to be removed. Prepare for
this change by updating users of gfp and slab facilities include those
headers directly instead of assuming availability. As this conversion
needs to touch large number of source files, the following script is
used as the basis of conversion.
http://userweb.kernel.org/~tj/misc/slabh-sweep.py
The script does the followings.
* Scan files for gfp and slab usages and update includes such that
only the necessary includes are there. ie. if only gfp is used,
gfp.h, if slab is used, slab.h.
* When the script inserts a new include, it looks at the include
blocks and try to put the new include such that its order conforms
to its surrounding. It's put in the include block which contains
core kernel includes, in the same order that the rest are ordered -
alphabetical, Christmas tree, rev-Xmas-tree or at the end if there
doesn't seem to be any matching order.
* If the script can't find a place to put a new include (mostly
because the file doesn't have fitting include block), it prints out
an error message indicating which .h file needs to be added to the
file.
The conversion was done in the following steps.
1. The initial automatic conversion of all .c files updated slightly
over 4000 files, deleting around 700 includes and adding ~480 gfp.h
and ~3000 slab.h inclusions. The script emitted errors for ~400
files.
2. Each error was manually checked. Some didn't need the inclusion,
some needed manual addition while adding it to implementation .h or
embedding .c file was more appropriate for others. This step added
inclusions to around 150 files.
3. The script was run again and the output was compared to the edits
from #2 to make sure no file was left behind.
4. Several build tests were done and a couple of problems were fixed.
e.g. lib/decompress_*.c used malloc/free() wrappers around slab
APIs requiring slab.h to be added manually.
5. The script was run on all .h files but without automatically
editing them as sprinkling gfp.h and slab.h inclusions around .h
files could easily lead to inclusion dependency hell. Most gfp.h
inclusion directives were ignored as stuff from gfp.h was usually
wildly available and often used in preprocessor macros. Each
slab.h inclusion directive was examined and added manually as
necessary.
6. percpu.h was updated not to include slab.h.
7. Build test were done on the following configurations and failures
were fixed. CONFIG_GCOV_KERNEL was turned off for all tests (as my
distributed build env didn't work with gcov compiles) and a few
more options had to be turned off depending on archs to make things
build (like ipr on powerpc/64 which failed due to missing writeq).
* x86 and x86_64 UP and SMP allmodconfig and a custom test config.
* powerpc and powerpc64 SMP allmodconfig
* sparc and sparc64 SMP allmodconfig
* ia64 SMP allmodconfig
* s390 SMP allmodconfig
* alpha SMP allmodconfig
* um on x86_64 SMP allmodconfig
8. percpu.h modifications were reverted so that it could be applied as
a separate patch and serve as bisection point.
Given the fact that I had only a couple of failures from tests on step
6, I'm fairly confident about the coverage of this conversion patch.
If there is a breakage, it's likely to be something in one of the arch
headers which should be easily discoverable easily on most builds of
the specific arch.
Signed-off-by: Tejun Heo <tj@kernel.org>
Guess-its-ok-by: Christoph Lameter <cl@linux-foundation.org>
Cc: Ingo Molnar <mingo@redhat.com>
Cc: Lee Schermerhorn <Lee.Schermerhorn@hp.com>
2010-03-24 08:04:11 +00:00
|
|
|
#include <linux/slab.h>
|
2011-07-03 17:36:22 +00:00
|
|
|
#include <linux/module.h>
|
2012-03-13 21:40:14 +00:00
|
|
|
#include <linux/pm_domain.h>
|
2012-08-13 12:00:16 +00:00
|
|
|
#include <linux/pm_runtime.h>
|
2009-04-30 07:02:49 +00:00
|
|
|
|
2014-03-04 12:04:48 +00:00
|
|
|
struct sh_mtu2_device;
|
2014-03-04 11:58:30 +00:00
|
|
|
|
|
|
|
struct sh_mtu2_channel {
|
2014-03-04 12:04:48 +00:00
|
|
|
struct sh_mtu2_device *mtu;
|
2014-03-04 13:04:24 +00:00
|
|
|
|
|
|
|
void __iomem *base;
|
2014-03-04 11:58:30 +00:00
|
|
|
int irq;
|
2014-03-04 13:04:24 +00:00
|
|
|
|
2014-03-04 11:58:30 +00:00
|
|
|
struct clock_event_device ced;
|
|
|
|
};
|
|
|
|
|
2014-03-04 12:04:48 +00:00
|
|
|
struct sh_mtu2_device {
|
2014-03-04 11:58:30 +00:00
|
|
|
struct platform_device *pdev;
|
|
|
|
|
2009-04-30 07:02:49 +00:00
|
|
|
void __iomem *mapbase;
|
|
|
|
struct clk *clk;
|
2014-03-04 11:58:30 +00:00
|
|
|
|
|
|
|
struct sh_mtu2_channel channel;
|
2009-04-30 07:02:49 +00:00
|
|
|
};
|
|
|
|
|
2012-05-25 04:38:54 +00:00
|
|
|
static DEFINE_RAW_SPINLOCK(sh_mtu2_lock);
|
2009-04-30 07:02:49 +00:00
|
|
|
|
|
|
|
#define TSTR -1 /* shared register */
|
|
|
|
#define TCR 0 /* channel register */
|
|
|
|
#define TMDR 1 /* channel register */
|
|
|
|
#define TIOR 2 /* channel register */
|
|
|
|
#define TIER 3 /* channel register */
|
|
|
|
#define TSR 4 /* channel register */
|
|
|
|
#define TCNT 5 /* channel register */
|
|
|
|
#define TGR 6 /* channel register */
|
|
|
|
|
|
|
|
static unsigned long mtu2_reg_offs[] = {
|
|
|
|
[TCR] = 0,
|
|
|
|
[TMDR] = 1,
|
|
|
|
[TIOR] = 2,
|
|
|
|
[TIER] = 4,
|
|
|
|
[TSR] = 5,
|
|
|
|
[TCNT] = 6,
|
|
|
|
[TGR] = 8,
|
|
|
|
};
|
|
|
|
|
2014-03-04 11:58:30 +00:00
|
|
|
static inline unsigned long sh_mtu2_read(struct sh_mtu2_channel *ch, int reg_nr)
|
2009-04-30 07:02:49 +00:00
|
|
|
{
|
|
|
|
unsigned long offs;
|
|
|
|
|
|
|
|
if (reg_nr == TSTR)
|
2014-03-04 13:04:24 +00:00
|
|
|
return ioread8(ch->mtu->mapbase);
|
2009-04-30 07:02:49 +00:00
|
|
|
|
|
|
|
offs = mtu2_reg_offs[reg_nr];
|
|
|
|
|
|
|
|
if ((reg_nr == TCNT) || (reg_nr == TGR))
|
2014-03-04 13:04:24 +00:00
|
|
|
return ioread16(ch->base + offs);
|
2009-04-30 07:02:49 +00:00
|
|
|
else
|
2014-03-04 13:04:24 +00:00
|
|
|
return ioread8(ch->base + offs);
|
2009-04-30 07:02:49 +00:00
|
|
|
}
|
|
|
|
|
2014-03-04 11:58:30 +00:00
|
|
|
static inline void sh_mtu2_write(struct sh_mtu2_channel *ch, int reg_nr,
|
2009-04-30 07:02:49 +00:00
|
|
|
unsigned long value)
|
|
|
|
{
|
|
|
|
unsigned long offs;
|
|
|
|
|
|
|
|
if (reg_nr == TSTR) {
|
2014-03-04 13:04:24 +00:00
|
|
|
iowrite8(value, ch->mtu->mapbase);
|
2009-04-30 07:02:49 +00:00
|
|
|
return;
|
|
|
|
}
|
|
|
|
|
|
|
|
offs = mtu2_reg_offs[reg_nr];
|
|
|
|
|
|
|
|
if ((reg_nr == TCNT) || (reg_nr == TGR))
|
2014-03-04 13:04:24 +00:00
|
|
|
iowrite16(value, ch->base + offs);
|
2009-04-30 07:02:49 +00:00
|
|
|
else
|
2014-03-04 13:04:24 +00:00
|
|
|
iowrite8(value, ch->base + offs);
|
2009-04-30 07:02:49 +00:00
|
|
|
}
|
|
|
|
|
2014-03-04 11:58:30 +00:00
|
|
|
static void sh_mtu2_start_stop_ch(struct sh_mtu2_channel *ch, int start)
|
2009-04-30 07:02:49 +00:00
|
|
|
{
|
2014-03-04 11:58:30 +00:00
|
|
|
struct sh_timer_config *cfg = ch->mtu->pdev->dev.platform_data;
|
2009-04-30 07:02:49 +00:00
|
|
|
unsigned long flags, value;
|
|
|
|
|
|
|
|
/* start stop register shared by multiple timer channels */
|
2012-05-25 04:38:54 +00:00
|
|
|
raw_spin_lock_irqsave(&sh_mtu2_lock, flags);
|
2014-03-04 11:58:30 +00:00
|
|
|
value = sh_mtu2_read(ch, TSTR);
|
2009-04-30 07:02:49 +00:00
|
|
|
|
|
|
|
if (start)
|
|
|
|
value |= 1 << cfg->timer_bit;
|
|
|
|
else
|
|
|
|
value &= ~(1 << cfg->timer_bit);
|
|
|
|
|
2014-03-04 11:58:30 +00:00
|
|
|
sh_mtu2_write(ch, TSTR, value);
|
2012-05-25 04:38:54 +00:00
|
|
|
raw_spin_unlock_irqrestore(&sh_mtu2_lock, flags);
|
2009-04-30 07:02:49 +00:00
|
|
|
}
|
|
|
|
|
2014-03-04 11:58:30 +00:00
|
|
|
static int sh_mtu2_enable(struct sh_mtu2_channel *ch)
|
2009-04-30 07:02:49 +00:00
|
|
|
{
|
2014-03-04 11:59:54 +00:00
|
|
|
unsigned long periodic;
|
|
|
|
unsigned long rate;
|
2009-04-30 07:02:49 +00:00
|
|
|
int ret;
|
|
|
|
|
2014-03-04 11:58:30 +00:00
|
|
|
pm_runtime_get_sync(&ch->mtu->pdev->dev);
|
|
|
|
dev_pm_syscore_device(&ch->mtu->pdev->dev, true);
|
2012-08-13 12:00:16 +00:00
|
|
|
|
2009-04-30 07:02:49 +00:00
|
|
|
/* enable clock */
|
2014-03-04 11:58:30 +00:00
|
|
|
ret = clk_enable(ch->mtu->clk);
|
2009-04-30 07:02:49 +00:00
|
|
|
if (ret) {
|
2014-03-04 11:58:30 +00:00
|
|
|
dev_err(&ch->mtu->pdev->dev, "cannot enable clock\n");
|
2009-04-30 07:02:49 +00:00
|
|
|
return ret;
|
|
|
|
}
|
|
|
|
|
|
|
|
/* make sure channel is disabled */
|
2014-03-04 11:58:30 +00:00
|
|
|
sh_mtu2_start_stop_ch(ch, 0);
|
2009-04-30 07:02:49 +00:00
|
|
|
|
2014-03-04 11:58:30 +00:00
|
|
|
rate = clk_get_rate(ch->mtu->clk) / 64;
|
2014-03-04 11:59:54 +00:00
|
|
|
periodic = (rate + HZ/2) / HZ;
|
2009-04-30 07:02:49 +00:00
|
|
|
|
|
|
|
/* "Periodic Counter Operation" */
|
2014-03-04 11:58:30 +00:00
|
|
|
sh_mtu2_write(ch, TCR, 0x23); /* TGRA clear, divide clock by 64 */
|
|
|
|
sh_mtu2_write(ch, TIOR, 0);
|
|
|
|
sh_mtu2_write(ch, TGR, periodic);
|
|
|
|
sh_mtu2_write(ch, TCNT, 0);
|
|
|
|
sh_mtu2_write(ch, TMDR, 0);
|
|
|
|
sh_mtu2_write(ch, TIER, 0x01);
|
2009-04-30 07:02:49 +00:00
|
|
|
|
|
|
|
/* enable channel */
|
2014-03-04 11:58:30 +00:00
|
|
|
sh_mtu2_start_stop_ch(ch, 1);
|
2009-04-30 07:02:49 +00:00
|
|
|
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
2014-03-04 11:58:30 +00:00
|
|
|
static void sh_mtu2_disable(struct sh_mtu2_channel *ch)
|
2009-04-30 07:02:49 +00:00
|
|
|
{
|
|
|
|
/* disable channel */
|
2014-03-04 11:58:30 +00:00
|
|
|
sh_mtu2_start_stop_ch(ch, 0);
|
2009-04-30 07:02:49 +00:00
|
|
|
|
|
|
|
/* stop clock */
|
2014-03-04 11:58:30 +00:00
|
|
|
clk_disable(ch->mtu->clk);
|
2012-08-13 12:00:16 +00:00
|
|
|
|
2014-03-04 11:58:30 +00:00
|
|
|
dev_pm_syscore_device(&ch->mtu->pdev->dev, false);
|
|
|
|
pm_runtime_put(&ch->mtu->pdev->dev);
|
2009-04-30 07:02:49 +00:00
|
|
|
}
|
|
|
|
|
|
|
|
static irqreturn_t sh_mtu2_interrupt(int irq, void *dev_id)
|
|
|
|
{
|
2014-03-04 11:58:30 +00:00
|
|
|
struct sh_mtu2_channel *ch = dev_id;
|
2009-04-30 07:02:49 +00:00
|
|
|
|
|
|
|
/* acknowledge interrupt */
|
2014-03-04 11:58:30 +00:00
|
|
|
sh_mtu2_read(ch, TSR);
|
|
|
|
sh_mtu2_write(ch, TSR, 0xfe);
|
2009-04-30 07:02:49 +00:00
|
|
|
|
|
|
|
/* notify clockevent layer */
|
2014-03-04 11:58:30 +00:00
|
|
|
ch->ced.event_handler(&ch->ced);
|
2009-04-30 07:02:49 +00:00
|
|
|
return IRQ_HANDLED;
|
|
|
|
}
|
|
|
|
|
2014-03-04 11:58:30 +00:00
|
|
|
static struct sh_mtu2_channel *ced_to_sh_mtu2(struct clock_event_device *ced)
|
2009-04-30 07:02:49 +00:00
|
|
|
{
|
2014-03-04 11:58:30 +00:00
|
|
|
return container_of(ced, struct sh_mtu2_channel, ced);
|
2009-04-30 07:02:49 +00:00
|
|
|
}
|
|
|
|
|
|
|
|
static void sh_mtu2_clock_event_mode(enum clock_event_mode mode,
|
|
|
|
struct clock_event_device *ced)
|
|
|
|
{
|
2014-03-04 11:58:30 +00:00
|
|
|
struct sh_mtu2_channel *ch = ced_to_sh_mtu2(ced);
|
2009-04-30 07:02:49 +00:00
|
|
|
int disabled = 0;
|
|
|
|
|
|
|
|
/* deal with old setting first */
|
|
|
|
switch (ced->mode) {
|
|
|
|
case CLOCK_EVT_MODE_PERIODIC:
|
2014-03-04 11:58:30 +00:00
|
|
|
sh_mtu2_disable(ch);
|
2009-04-30 07:02:49 +00:00
|
|
|
disabled = 1;
|
|
|
|
break;
|
|
|
|
default:
|
|
|
|
break;
|
|
|
|
}
|
|
|
|
|
|
|
|
switch (mode) {
|
|
|
|
case CLOCK_EVT_MODE_PERIODIC:
|
2014-03-04 11:58:30 +00:00
|
|
|
dev_info(&ch->mtu->pdev->dev,
|
|
|
|
"used for periodic clock events\n");
|
|
|
|
sh_mtu2_enable(ch);
|
2009-04-30 07:02:49 +00:00
|
|
|
break;
|
|
|
|
case CLOCK_EVT_MODE_UNUSED:
|
|
|
|
if (!disabled)
|
2014-03-04 11:58:30 +00:00
|
|
|
sh_mtu2_disable(ch);
|
2009-04-30 07:02:49 +00:00
|
|
|
break;
|
|
|
|
case CLOCK_EVT_MODE_SHUTDOWN:
|
|
|
|
default:
|
|
|
|
break;
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
2012-08-05 23:43:41 +00:00
|
|
|
static void sh_mtu2_clock_event_suspend(struct clock_event_device *ced)
|
|
|
|
{
|
2014-03-04 11:58:30 +00:00
|
|
|
pm_genpd_syscore_poweroff(&ced_to_sh_mtu2(ced)->mtu->pdev->dev);
|
2012-08-05 23:43:41 +00:00
|
|
|
}
|
|
|
|
|
|
|
|
static void sh_mtu2_clock_event_resume(struct clock_event_device *ced)
|
|
|
|
{
|
2014-03-04 11:58:30 +00:00
|
|
|
pm_genpd_syscore_poweron(&ced_to_sh_mtu2(ced)->mtu->pdev->dev);
|
2012-08-05 23:43:41 +00:00
|
|
|
}
|
|
|
|
|
2014-03-04 11:58:30 +00:00
|
|
|
static void sh_mtu2_register_clockevent(struct sh_mtu2_channel *ch,
|
2014-03-04 12:57:14 +00:00
|
|
|
const char *name, unsigned long rating)
|
2009-04-30 07:02:49 +00:00
|
|
|
{
|
2014-03-04 11:58:30 +00:00
|
|
|
struct clock_event_device *ced = &ch->ced;
|
2009-04-30 07:02:49 +00:00
|
|
|
int ret;
|
|
|
|
|
|
|
|
memset(ced, 0, sizeof(*ced));
|
|
|
|
|
|
|
|
ced->name = name;
|
|
|
|
ced->features = CLOCK_EVT_FEAT_PERIODIC;
|
|
|
|
ced->rating = rating;
|
|
|
|
ced->cpumask = cpumask_of(0);
|
|
|
|
ced->set_mode = sh_mtu2_clock_event_mode;
|
2012-08-05 23:43:41 +00:00
|
|
|
ced->suspend = sh_mtu2_clock_event_suspend;
|
|
|
|
ced->resume = sh_mtu2_clock_event_resume;
|
2009-04-30 07:02:49 +00:00
|
|
|
|
2014-03-04 11:58:30 +00:00
|
|
|
dev_info(&ch->mtu->pdev->dev, "used for clock events\n");
|
2010-02-25 07:37:46 +00:00
|
|
|
clockevents_register_device(ced);
|
|
|
|
|
2014-03-04 11:58:30 +00:00
|
|
|
ret = request_irq(ch->irq, sh_mtu2_interrupt,
|
2014-02-17 10:27:49 +00:00
|
|
|
IRQF_TIMER | IRQF_IRQPOLL | IRQF_NOBALANCING,
|
2014-03-04 11:58:30 +00:00
|
|
|
dev_name(&ch->mtu->pdev->dev), ch);
|
2009-04-30 07:02:49 +00:00
|
|
|
if (ret) {
|
2014-03-04 11:58:30 +00:00
|
|
|
dev_err(&ch->mtu->pdev->dev, "failed to request irq %d\n",
|
|
|
|
ch->irq);
|
2009-04-30 07:02:49 +00:00
|
|
|
return;
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
2014-03-04 12:57:14 +00:00
|
|
|
static int sh_mtu2_register(struct sh_mtu2_channel *ch, const char *name,
|
2009-05-03 09:05:42 +00:00
|
|
|
unsigned long clockevent_rating)
|
2009-04-30 07:02:49 +00:00
|
|
|
{
|
|
|
|
if (clockevent_rating)
|
2014-03-04 11:58:30 +00:00
|
|
|
sh_mtu2_register_clockevent(ch, name, clockevent_rating);
|
2009-04-30 07:02:49 +00:00
|
|
|
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
2014-03-04 12:11:23 +00:00
|
|
|
static int sh_mtu2_setup_channel(struct sh_mtu2_channel *ch,
|
|
|
|
struct sh_mtu2_device *mtu)
|
|
|
|
{
|
|
|
|
struct sh_timer_config *cfg = mtu->pdev->dev.platform_data;
|
|
|
|
|
|
|
|
memset(ch, 0, sizeof(*ch));
|
|
|
|
ch->mtu = mtu;
|
|
|
|
|
|
|
|
ch->irq = platform_get_irq(mtu->pdev, 0);
|
|
|
|
if (ch->irq < 0) {
|
|
|
|
dev_err(&mtu->pdev->dev, "failed to get irq\n");
|
|
|
|
return ch->irq;
|
|
|
|
}
|
|
|
|
|
2014-03-04 12:57:14 +00:00
|
|
|
return sh_mtu2_register(ch, dev_name(&mtu->pdev->dev),
|
2014-03-04 12:11:23 +00:00
|
|
|
cfg->clockevent_rating);
|
|
|
|
}
|
|
|
|
|
2014-03-04 12:04:48 +00:00
|
|
|
static int sh_mtu2_setup(struct sh_mtu2_device *mtu,
|
|
|
|
struct platform_device *pdev)
|
2009-04-30 07:02:49 +00:00
|
|
|
{
|
2009-05-03 08:57:17 +00:00
|
|
|
struct sh_timer_config *cfg = pdev->dev.platform_data;
|
2009-04-30 07:02:49 +00:00
|
|
|
struct resource *res;
|
2014-02-17 10:27:49 +00:00
|
|
|
int ret;
|
2009-04-30 07:02:49 +00:00
|
|
|
ret = -ENXIO;
|
|
|
|
|
2014-03-04 12:04:48 +00:00
|
|
|
memset(mtu, 0, sizeof(*mtu));
|
|
|
|
mtu->pdev = pdev;
|
2009-04-30 07:02:49 +00:00
|
|
|
|
|
|
|
if (!cfg) {
|
2014-03-04 12:04:48 +00:00
|
|
|
dev_err(&mtu->pdev->dev, "missing platform data\n");
|
2009-04-30 07:02:49 +00:00
|
|
|
goto err0;
|
|
|
|
}
|
|
|
|
|
2014-03-04 12:04:48 +00:00
|
|
|
platform_set_drvdata(pdev, mtu);
|
2009-04-30 07:02:49 +00:00
|
|
|
|
2014-03-04 12:04:48 +00:00
|
|
|
res = platform_get_resource(mtu->pdev, IORESOURCE_MEM, 0);
|
2009-04-30 07:02:49 +00:00
|
|
|
if (!res) {
|
2014-03-04 12:04:48 +00:00
|
|
|
dev_err(&mtu->pdev->dev, "failed to get I/O memory\n");
|
2009-04-30 07:02:49 +00:00
|
|
|
goto err0;
|
|
|
|
}
|
|
|
|
|
2014-03-04 13:04:24 +00:00
|
|
|
/*
|
|
|
|
* Map memory, let channel.base point to our channel and mapbase to the
|
|
|
|
* start/stop shared register.
|
|
|
|
*/
|
|
|
|
mtu->channel.base = ioremap_nocache(res->start, resource_size(res));
|
|
|
|
if (mtu->channel.base == NULL) {
|
2014-03-04 12:04:48 +00:00
|
|
|
dev_err(&mtu->pdev->dev, "failed to remap I/O memory\n");
|
2009-04-30 07:02:49 +00:00
|
|
|
goto err0;
|
|
|
|
}
|
|
|
|
|
2014-03-04 13:04:24 +00:00
|
|
|
mtu->mapbase = mtu->channel.base + cfg->channel_offset;
|
|
|
|
|
2009-04-30 07:02:49 +00:00
|
|
|
/* get hold of clock */
|
2014-03-04 12:04:48 +00:00
|
|
|
mtu->clk = clk_get(&mtu->pdev->dev, "mtu2_fck");
|
|
|
|
if (IS_ERR(mtu->clk)) {
|
|
|
|
dev_err(&mtu->pdev->dev, "cannot get clock\n");
|
|
|
|
ret = PTR_ERR(mtu->clk);
|
2010-10-13 07:36:38 +00:00
|
|
|
goto err1;
|
2009-04-30 07:02:49 +00:00
|
|
|
}
|
|
|
|
|
2014-03-04 12:04:48 +00:00
|
|
|
ret = clk_prepare(mtu->clk);
|
2013-11-08 10:07:59 +00:00
|
|
|
if (ret < 0)
|
|
|
|
goto err2;
|
|
|
|
|
2014-03-04 12:11:23 +00:00
|
|
|
ret = sh_mtu2_setup_channel(&mtu->channel, mtu);
|
2013-11-08 10:07:59 +00:00
|
|
|
if (ret < 0)
|
2013-11-08 10:07:59 +00:00
|
|
|
goto err3;
|
2013-11-08 10:07:59 +00:00
|
|
|
|
|
|
|
return 0;
|
2013-11-08 10:07:59 +00:00
|
|
|
err3:
|
2014-03-04 12:04:48 +00:00
|
|
|
clk_unprepare(mtu->clk);
|
2013-11-08 10:07:59 +00:00
|
|
|
err2:
|
2014-03-04 12:04:48 +00:00
|
|
|
clk_put(mtu->clk);
|
2009-04-30 07:02:49 +00:00
|
|
|
err1:
|
2014-03-04 13:04:24 +00:00
|
|
|
iounmap(mtu->channel.base);
|
2009-04-30 07:02:49 +00:00
|
|
|
err0:
|
|
|
|
return ret;
|
|
|
|
}
|
|
|
|
|
2012-12-21 23:11:38 +00:00
|
|
|
static int sh_mtu2_probe(struct platform_device *pdev)
|
2009-04-30 07:02:49 +00:00
|
|
|
{
|
2014-03-04 12:04:48 +00:00
|
|
|
struct sh_mtu2_device *mtu = platform_get_drvdata(pdev);
|
2012-08-13 12:00:16 +00:00
|
|
|
struct sh_timer_config *cfg = pdev->dev.platform_data;
|
2009-04-30 07:02:49 +00:00
|
|
|
int ret;
|
2012-03-13 21:40:14 +00:00
|
|
|
|
2012-08-05 23:43:41 +00:00
|
|
|
if (!is_early_platform_device(pdev)) {
|
2012-08-13 12:00:16 +00:00
|
|
|
pm_runtime_set_active(&pdev->dev);
|
|
|
|
pm_runtime_enable(&pdev->dev);
|
2012-08-05 23:43:41 +00:00
|
|
|
}
|
2009-04-30 07:02:49 +00:00
|
|
|
|
2014-03-04 12:04:48 +00:00
|
|
|
if (mtu) {
|
2010-03-10 07:26:25 +00:00
|
|
|
dev_info(&pdev->dev, "kept as earlytimer\n");
|
2012-08-13 12:00:16 +00:00
|
|
|
goto out;
|
2009-04-30 07:02:49 +00:00
|
|
|
}
|
|
|
|
|
2014-03-04 12:04:48 +00:00
|
|
|
mtu = kmalloc(sizeof(*mtu), GFP_KERNEL);
|
|
|
|
if (mtu == NULL) {
|
2009-04-30 07:02:49 +00:00
|
|
|
dev_err(&pdev->dev, "failed to allocate driver data\n");
|
|
|
|
return -ENOMEM;
|
|
|
|
}
|
|
|
|
|
2014-03-04 12:04:48 +00:00
|
|
|
ret = sh_mtu2_setup(mtu, pdev);
|
2009-04-30 07:02:49 +00:00
|
|
|
if (ret) {
|
2014-03-04 12:04:48 +00:00
|
|
|
kfree(mtu);
|
2012-08-13 12:00:16 +00:00
|
|
|
pm_runtime_idle(&pdev->dev);
|
|
|
|
return ret;
|
2009-04-30 07:02:49 +00:00
|
|
|
}
|
2012-08-13 12:00:16 +00:00
|
|
|
if (is_early_platform_device(pdev))
|
|
|
|
return 0;
|
|
|
|
|
|
|
|
out:
|
|
|
|
if (cfg->clockevent_rating)
|
|
|
|
pm_runtime_irq_safe(&pdev->dev);
|
|
|
|
else
|
|
|
|
pm_runtime_idle(&pdev->dev);
|
|
|
|
|
|
|
|
return 0;
|
2009-04-30 07:02:49 +00:00
|
|
|
}
|
|
|
|
|
2012-12-21 23:11:38 +00:00
|
|
|
static int sh_mtu2_remove(struct platform_device *pdev)
|
2009-04-30 07:02:49 +00:00
|
|
|
{
|
|
|
|
return -EBUSY; /* cannot unregister clockevent */
|
|
|
|
}
|
|
|
|
|
|
|
|
static struct platform_driver sh_mtu2_device_driver = {
|
|
|
|
.probe = sh_mtu2_probe,
|
2012-12-21 23:11:38 +00:00
|
|
|
.remove = sh_mtu2_remove,
|
2009-04-30 07:02:49 +00:00
|
|
|
.driver = {
|
|
|
|
.name = "sh_mtu2",
|
|
|
|
}
|
|
|
|
};
|
|
|
|
|
|
|
|
static int __init sh_mtu2_init(void)
|
|
|
|
{
|
|
|
|
return platform_driver_register(&sh_mtu2_device_driver);
|
|
|
|
}
|
|
|
|
|
|
|
|
static void __exit sh_mtu2_exit(void)
|
|
|
|
{
|
|
|
|
platform_driver_unregister(&sh_mtu2_device_driver);
|
|
|
|
}
|
|
|
|
|
|
|
|
early_platform_init("earlytimer", &sh_mtu2_device_driver);
|
2013-03-05 06:40:42 +00:00
|
|
|
subsys_initcall(sh_mtu2_init);
|
2009-04-30 07:02:49 +00:00
|
|
|
module_exit(sh_mtu2_exit);
|
|
|
|
|
|
|
|
MODULE_AUTHOR("Magnus Damm");
|
|
|
|
MODULE_DESCRIPTION("SuperH MTU2 Timer Driver");
|
|
|
|
MODULE_LICENSE("GPL v2");
|