2008-08-10 17:08:10 +00:00
|
|
|
#ifndef __ASM_ARM_CPUTYPE_H
|
|
|
|
#define __ASM_ARM_CPUTYPE_H
|
|
|
|
|
|
|
|
#include <linux/stringify.h>
|
|
|
|
|
|
|
|
#define CPUID_ID 0
|
|
|
|
#define CPUID_CACHETYPE 1
|
|
|
|
#define CPUID_TCM 2
|
|
|
|
#define CPUID_TLBTYPE 3
|
|
|
|
|
2009-05-30 13:00:14 +00:00
|
|
|
#define CPUID_EXT_PFR0 "c1, 0"
|
|
|
|
#define CPUID_EXT_PFR1 "c1, 1"
|
|
|
|
#define CPUID_EXT_DFR0 "c1, 2"
|
|
|
|
#define CPUID_EXT_AFR0 "c1, 3"
|
|
|
|
#define CPUID_EXT_MMFR0 "c1, 4"
|
|
|
|
#define CPUID_EXT_MMFR1 "c1, 5"
|
|
|
|
#define CPUID_EXT_MMFR2 "c1, 6"
|
|
|
|
#define CPUID_EXT_MMFR3 "c1, 7"
|
|
|
|
#define CPUID_EXT_ISAR0 "c2, 0"
|
|
|
|
#define CPUID_EXT_ISAR1 "c2, 1"
|
|
|
|
#define CPUID_EXT_ISAR2 "c2, 2"
|
|
|
|
#define CPUID_EXT_ISAR3 "c2, 3"
|
|
|
|
#define CPUID_EXT_ISAR4 "c2, 4"
|
|
|
|
#define CPUID_EXT_ISAR5 "c2, 5"
|
|
|
|
|
2008-08-10 17:08:10 +00:00
|
|
|
#ifdef CONFIG_CPU_CP15
|
|
|
|
#define read_cpuid(reg) \
|
|
|
|
({ \
|
|
|
|
unsigned int __val; \
|
|
|
|
asm("mrc p15, 0, %0, c0, c0, " __stringify(reg) \
|
|
|
|
: "=r" (__val) \
|
|
|
|
: \
|
|
|
|
: "cc"); \
|
|
|
|
__val; \
|
|
|
|
})
|
2009-05-30 13:00:14 +00:00
|
|
|
#define read_cpuid_ext(ext_reg) \
|
|
|
|
({ \
|
|
|
|
unsigned int __val; \
|
|
|
|
asm("mrc p15, 0, %0, c0, " ext_reg \
|
|
|
|
: "=r" (__val) \
|
|
|
|
: \
|
|
|
|
: "cc"); \
|
|
|
|
__val; \
|
|
|
|
})
|
2008-08-10 17:08:10 +00:00
|
|
|
#else
|
|
|
|
extern unsigned int processor_id;
|
|
|
|
#define read_cpuid(reg) (processor_id)
|
2009-05-30 13:00:14 +00:00
|
|
|
#define read_cpuid_ext(reg) 0
|
2008-08-10 17:08:10 +00:00
|
|
|
#endif
|
|
|
|
|
|
|
|
/*
|
|
|
|
* The CPU ID never changes at run time, so we might as well tell the
|
|
|
|
* compiler that it's constant. Use this function to read the CPU ID
|
|
|
|
* rather than directly reading processor_id or read_cpuid() directly.
|
|
|
|
*/
|
|
|
|
static inline unsigned int __attribute_const__ read_cpuid_id(void)
|
|
|
|
{
|
|
|
|
return read_cpuid(CPUID_ID);
|
|
|
|
}
|
|
|
|
|
|
|
|
static inline unsigned int __attribute_const__ read_cpuid_cachetype(void)
|
|
|
|
{
|
|
|
|
return read_cpuid(CPUID_CACHETYPE);
|
|
|
|
}
|
|
|
|
|
2009-09-15 16:30:37 +00:00
|
|
|
static inline unsigned int __attribute_const__ read_cpuid_tcmstatus(void)
|
|
|
|
{
|
|
|
|
return read_cpuid(CPUID_TCM);
|
|
|
|
}
|
|
|
|
|
2008-08-10 17:08:10 +00:00
|
|
|
/*
|
|
|
|
* Intel's XScale3 core supports some v6 features (supersections, L2)
|
|
|
|
* but advertises itself as v5 as it does not support the v6 ISA. For
|
|
|
|
* this reason, we need a way to explicitly test for this type of CPU.
|
|
|
|
*/
|
|
|
|
#ifndef CONFIG_CPU_XSC3
|
|
|
|
#define cpu_is_xsc3() 0
|
|
|
|
#else
|
|
|
|
static inline int cpu_is_xsc3(void)
|
|
|
|
{
|
2009-08-21 08:10:41 +00:00
|
|
|
unsigned int id;
|
|
|
|
id = read_cpuid_id() & 0xffffe000;
|
|
|
|
/* It covers both Intel ID and Marvell ID */
|
|
|
|
if ((id == 0x69056000) || (id == 0x56056000))
|
2008-08-10 17:08:10 +00:00
|
|
|
return 1;
|
|
|
|
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
#endif
|
|
|
|
|
|
|
|
#if !defined(CONFIG_CPU_XSCALE) && !defined(CONFIG_CPU_XSC3)
|
|
|
|
#define cpu_is_xscale() 0
|
|
|
|
#else
|
|
|
|
#define cpu_is_xscale() 1
|
|
|
|
#endif
|
|
|
|
|
|
|
|
#endif
|