MMC host:

- sdhci-pci-gli: Fix SD-card detection on Intel NUC10i3FNK4 (GL9755)
  - meson-gx: Replace WARN_ONCE with dev_warn_once for scatterlist offsets
  - meson-gx: Extend check of scatterlist size alignment with SD_IO_RW_EXTENDED
 -----BEGIN PGP SIGNATURE-----
 
 iQJLBAABCgA1FiEEugLDXPmKSktSkQsV/iaEJXNYjCkFAmCniccXHHVsZi5oYW5z
 c29uQGxpbmFyby5vcmcACgkQ/iaEJXNYjCmmGA//buXUvc+FgoShLIrk6w0bXjly
 NQSePS+EwdOIHASSDIA/ud/tAJHYT8F11errRekhZO9McdjQ1DGEkULL/utT0G+D
 FxWMRr++NcC6BzTxJJ+z3aM8hVsCmgyeZvIZMCfjxQkeKaaxQ6HXFLbqRo4GXdo5
 DbUEDzKli3ZLZgjjtmVhYBHimsv2+9ib8EU0Ec140xCeecfrIF+O4y73cBZw/uMv
 N2JJ3/A0BfzcNlVLa76jRpa4124+ovi00JgozEssevaym1J7y4JHY3J5ODXrSC49
 z563/I++KU435DeCPfnfZBuzloogq3KpwLyx+jXrHun94AlTmgCEfPdCs2IrOgUG
 4FEfDOs3hzPpSN8PL1XMwX8m6NyRmaEVcY1jQodD+AdeuiIF7QJyEqOdWmiM899X
 HXUgmOZCyZ9zIc0Xwev3rOVuxQ8whjP+pLdHjNLFSW7oOsWD4W6H1rgh/roVmLvF
 9Vd94FXGJjWAmdUmFtr3w9wAfrX0hJ02/xpptR+Ywv5yxmcDOpTqjZspPPhm9n5P
 z+4GAwSoTckWCTxsRQ6lW/3LU8L2e5fTWA7Jo/WyNdRlCskYXdFD7+6hvUmpUfib
 X0zpOl4OPMH2udXpabl1rmX66tM6oXSE5RnfgnOHEkSLAwMmGwZgwMHarEc6Qtyv
 iPpFunj+PoZYW4N7h1I=
 =Rzzb
 -----END PGP SIGNATURE-----

Merge tag 'mmc-v5.13-rc1' of git://git.kernel.org/pub/scm/linux/kernel/git/ulfh/mmc

Pull MMC host fixes from Ulf Hansson:

 - Fix SD-card detection on Intel NUC10i3FNK4 (GL9755)

 - Replace WARN_ONCE with dev_warn_once for scatterlist offsets

 - Extend check of scatterlist size alignment with SD_IO_RW_EXTENDED

* tag 'mmc-v5.13-rc1' of git://git.kernel.org/pub/scm/linux/kernel/git/ulfh/mmc:
  mmc: sdhci-pci-gli: increase 1.8V regulator wait
  mmc: meson-gx: also check SD_IO_RW_EXTENDED for scatterlist size alignment
  mmc: meson-gx: make replace WARN_ONCE with dev_warn_once about scatterlist offset alignment
This commit is contained in:
Linus Torvalds 2021-05-21 06:31:34 -10:00
commit 011ff616ff
2 changed files with 11 additions and 3 deletions

View file

@ -236,7 +236,8 @@ static void meson_mmc_get_transfer_mode(struct mmc_host *mmc,
if (host->dram_access_quirk)
return;
if (data->blocks > 1) {
/* SD_IO_RW_EXTENDED (CMD53) can also use block mode under the hood */
if (data->blocks > 1 || mrq->cmd->opcode == SD_IO_RW_EXTENDED) {
/*
* In block mode DMA descriptor format, "length" field indicates
* number of blocks and there is no way to pass DMA size that
@ -258,7 +259,9 @@ static void meson_mmc_get_transfer_mode(struct mmc_host *mmc,
for_each_sg(data->sg, sg, data->sg_len, i) {
/* check for 8 byte alignment */
if (sg->offset % 8) {
WARN_ONCE(1, "unaligned scatterlist buffer\n");
dev_warn_once(mmc_dev(mmc),
"unaligned sg offset %u, disabling descriptor DMA for transfer\n",
sg->offset);
return;
}
}

View file

@ -627,8 +627,13 @@ static void sdhci_gli_voltage_switch(struct sdhci_host *host)
*
* Wait 5ms after set 1.8V signal enable in Host Control 2 register
* to ensure 1.8V signal enable bit is set by GL9750/GL9755.
*
* ...however, the controller in the NUC10i3FNK4 (a 9755) requires
* slightly longer than 5ms before the control register reports that
* 1.8V is ready, and far longer still before the card will actually
* work reliably.
*/
usleep_range(5000, 5500);
usleep_range(100000, 110000);
}
static void sdhci_gl9750_reset(struct sdhci_host *host, u8 mask)