mirrors/linux-stable
1
0
Fork 0
mirror of https://git.kernel.org/pub/scm/linux/kernel/git/stable/linux.git synced 2024-10-31 08:28:13 +00:00
Code Issues Releases Wiki Activity

perf/x86/intel: Mark initialization code as such

Browse source 
A few of the initialization functions are missing the __init annotation.
Fix this and thereby allow ~680 additional bytes of code to be released
after initialization.

Signed-off-by: Mathias Krause <minipli@googlemail.com>
Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
Cc: Arnaldo Carvalho de Melo <acme@kernel.org>
Cc: x86@kernel.org
Link: http://lkml.kernel.org/r/1409071785-26015-1-git-send-email-minipli@googlemail.com
Signed-off-by: Ingo Molnar <mingo@kernel.org>
This commit is contained in:
Mathias Krause 2014-08-26 18:49:45 +02:00 committed by Ingo Molnar
parent 70691d4a0b
commit 066ce64c7e
2 changed files with 5 additions and 5 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

2
arch/x86/kernel/cpu/perf_event_intel_ds.c
View file

@ -1014,7 +1014,7 @@ static void intel_pmu_drain_pebs_nhm(struct pt_regs *iregs)
* BTS, PEBS probe and setup * BTS, PEBS probe and setup
*/ */
void intel_ds_init(void) void __init intel_ds_init(void)
{ {
/* /*
* No support for 32bit formats * No support for 32bit formats

8
arch/x86/kernel/cpu/perf_event_intel_lbr.c
View file

@ -697,7 +697,7 @@ static const int snb_lbr_sel_map[PERF_SAMPLE_BRANCH_MAX] = {
}; };
/* core */ /* core */
void intel_pmu_lbr_init_core(void) void __init intel_pmu_lbr_init_core(void)
{ {
x86_pmu.lbr_nr = 4; x86_pmu.lbr_nr = 4;
x86_pmu.lbr_tos = MSR_LBR_TOS; x86_pmu.lbr_tos = MSR_LBR_TOS;
@ -712,7 +712,7 @@ void intel_pmu_lbr_init_core(void)
} }
/* nehalem/westmere */ /* nehalem/westmere */
void intel_pmu_lbr_init_nhm(void) void __init intel_pmu_lbr_init_nhm(void)
{ {
x86_pmu.lbr_nr = 16; x86_pmu.lbr_nr = 16;
x86_pmu.lbr_tos = MSR_LBR_TOS; x86_pmu.lbr_tos = MSR_LBR_TOS;
@ -733,7 +733,7 @@ void intel_pmu_lbr_init_nhm(void)
} }
/* sandy bridge */ /* sandy bridge */
void intel_pmu_lbr_init_snb(void) void __init intel_pmu_lbr_init_snb(void)
{ {
x86_pmu.lbr_nr = 16; x86_pmu.lbr_nr = 16;
x86_pmu.lbr_tos = MSR_LBR_TOS; x86_pmu.lbr_tos = MSR_LBR_TOS;
@ -753,7 +753,7 @@ void intel_pmu_lbr_init_snb(void)
} }
/* atom */ /* atom */
void intel_pmu_lbr_init_atom(void) void __init intel_pmu_lbr_init_atom(void)
{ {
/* /*
* only models starting at stepping 10 seems * only models starting at stepping 10 seems