mirror of
https://git.kernel.org/pub/scm/linux/kernel/git/stable/linux.git
synced 2024-09-29 13:53:33 +00:00
net: phy: nxp-c45-tja11xx: enable MDIO write access to the master/slave registers
The SJA1110 switch integrates TJA1103 PHYs, but in SJA1110 switch rev B silicon, there is a bug in that the registers for selecting the 100base-T1 autoneg master/slave roles are not writable. To enable write access to the master/slave registers, these additional PHY writes are necessary during initialization. The issue has been corrected in later SJA1110 silicon versions and is not present in the standalone PHY variants, but applying the workaround unconditionally in the driver should not do any harm. Suggested-by: Radu Pirea (NXP OSS) <radu-nicolae.pirea@oss.nxp.com> Signed-off-by: Vladimir Oltean <vladimir.oltean@nxp.com> Reviewed-by: Russell King (Oracle) <rmk+kernel@armlinux.org.uk> Signed-off-by: David S. Miller <davem@davemloft.net>
This commit is contained in:
parent
109258ed62
commit
0b5f0f29b1
1 changed files with 6 additions and 0 deletions
|
@ -1035,6 +1035,12 @@ static int nxp_c45_config_init(struct phy_device *phydev)
|
|||
return ret;
|
||||
}
|
||||
|
||||
/* Bug workaround for SJA1110 rev B: enable write access
|
||||
* to MDIO_MMD_PMAPMD
|
||||
*/
|
||||
phy_write_mmd(phydev, MDIO_MMD_VEND1, 0x01F8, 1);
|
||||
phy_write_mmd(phydev, MDIO_MMD_VEND1, 0x01F9, 2);
|
||||
|
||||
phy_set_bits_mmd(phydev, MDIO_MMD_VEND1, VEND1_PHY_CONFIG,
|
||||
PHY_CONFIG_AUTO);
|
||||
|
||||
|
|
Loading…
Reference in a new issue