mirror of
https://git.kernel.org/pub/scm/linux/kernel/git/stable/linux.git
synced 2024-09-16 07:35:14 +00:00
ARM: imx6q: clk: Parent DI clocks to video PLL via di_pre_sel
Route the video PLL to the display interface clocks via the di_pre_sel and di_sel muxes by default. Signed-off-by: Sascha Hauer <s.hauer@pengutronix.de> Signed-off-by: Philipp Zabel <p.zabel@pengutronix.de> Tested-by: Russell King <rmk+kernel@arm.linux.org.uk> Signed-off-by: Shawn Guo <shawn.guo@freescale.com>
This commit is contained in:
parent
4b2b404309
commit
17b9b3b9e8
1 changed files with 9 additions and 0 deletions
|
@ -445,6 +445,15 @@ static void __init imx6q_clocks_init(struct device_node *ccm_node)
|
||||||
clk_set_parent(clk[ldb_di1_sel], clk[pll5_video_div]);
|
clk_set_parent(clk[ldb_di1_sel], clk[pll5_video_div]);
|
||||||
}
|
}
|
||||||
|
|
||||||
|
clk_set_parent(clk[ipu1_di0_pre_sel], clk[pll5_video_div]);
|
||||||
|
clk_set_parent(clk[ipu1_di1_pre_sel], clk[pll5_video_div]);
|
||||||
|
clk_set_parent(clk[ipu2_di0_pre_sel], clk[pll5_video_div]);
|
||||||
|
clk_set_parent(clk[ipu2_di1_pre_sel], clk[pll5_video_div]);
|
||||||
|
clk_set_parent(clk[ipu1_di0_sel], clk[ipu1_di0_pre]);
|
||||||
|
clk_set_parent(clk[ipu1_di1_sel], clk[ipu1_di1_pre]);
|
||||||
|
clk_set_parent(clk[ipu2_di0_sel], clk[ipu2_di0_pre]);
|
||||||
|
clk_set_parent(clk[ipu2_di1_sel], clk[ipu2_di1_pre]);
|
||||||
|
|
||||||
/*
|
/*
|
||||||
* The gpmi needs 100MHz frequency in the EDO/Sync mode,
|
* The gpmi needs 100MHz frequency in the EDO/Sync mode,
|
||||||
* We can not get the 100MHz from the pll2_pfd0_352m.
|
* We can not get the 100MHz from the pll2_pfd0_352m.
|
||||||
|
|
Loading…
Reference in a new issue