Merge patch series "Use composable cache instead of L2 cache"
Zong Li <zong.li@sifive.com> says: Since composable cache may be L3 cache if private L2 cache exists, we should use its original name "composable cache" to prevent confusion. This patchset contains the modification which is related to ccache, such as DT binding and EDAC driver. * b4-shazam-merge: riscv: Add cache information in AUX vector soc: sifive: ccache: define the macro for the register shifts soc: sifive: ccache: use pr_fmt() to remove CCACHE: prefixes soc: sifive: ccache: reduce printing on init soc: sifive: ccache: determine the cache level from dts soc: sifive: ccache: Rename SiFive L2 cache to Composable cache. dt-bindings: sifive-ccache: change Sifive L2 cache to Composable cache Link: https://lore.kernel.org/r/20220913061817.22564-1-zong.li@sifive.com Signed-off-by: Palmer Dabbelt <palmer@rivosinc.com>
This commit is contained in:
Palmer Dabbelt
commit
1a5a2cbd21
|
|
@ -2,18 +2,18 @@
|
|||
# Copyright (C) 2020 SiFive, Inc.
|
||||
%YAML 1.2
|
||||
---
|
||||
$id: http://devicetree.org/schemas/riscv/sifive-l2-cache.yaml#
|
||||
$id: http://devicetree.org/schemas/riscv/sifive,ccache0.yaml#
|
||||
$schema: http://devicetree.org/meta-schemas/core.yaml#
|
||||
|
||||
title: SiFive L2 Cache Controller
|
||||
title: SiFive Composable Cache Controller
|
||||
|
||||
maintainers:
|
||||
- Sagar Kadam <sagar.kadam@sifive.com>
|
||||
- Paul Walmsley <paul.walmsley@sifive.com>
|
||||
|
||||
description:
|
||||
The SiFive Level 2 Cache Controller is used to provide access to fast copies
|
||||
of memory for masters in a Core Complex. The Level 2 Cache Controller also
|
||||
The SiFive Composable Cache Controller is used to provide access to fast copies
|
||||
of memory for masters in a Core Complex. The Composable Cache Controller also
|
||||
acts as directory-based coherency manager.
|
||||
All the properties in ePAPR/DeviceTree specification applies for this platform.
|
||||
|
||||
|
|
@ -22,6 +22,7 @@ select:
|
|||
compatible:
|
||||
contains:
|
||||
enum:
|
||||
- sifive,ccache0
|
||||
- sifive,fu540-c000-ccache
|
||||
- sifive,fu740-c000-ccache
|
||||
|
||||
|
|
@ -33,6 +34,7 @@ properties:
|
|||
oneOf:
|
||||
- items:
|
||||
- enum:
|
||||
- sifive,ccache0
|
||||
- sifive,fu540-c000-ccache
|
||||
- sifive,fu740-c000-ccache
|
||||
- const: cache
|
||||
|
|
@ -45,7 +47,7 @@ properties:
|
|||
const: 64
|
||||
|
||||
cache-level:
|
||||
const: 2
|
||||
enum: [2, 3]
|
||||
|
||||
cache-sets:
|
||||
enum: [1024, 2048]
|
||||
|
|
@ -115,6 +117,22 @@ allOf:
|
|||
cache-sets:
|
||||
const: 1024
|
||||
|
||||
- if:
|
||||
properties:
|
||||
compatible:
|
||||
contains:
|
||||
const: sifive,ccache0
|
||||
|
||||
then:
|
||||
properties:
|
||||
cache-level:
|
||||
enum: [2, 3]
|
||||
|
||||
else:
|
||||
properties:
|
||||
cache-level:
|
||||
const: 2
|
||||
|
||||
additionalProperties: false
|
||||
|
||||
required:
|
||||
|
|
@ -99,6 +99,10 @@ do { \
|
|||
get_cache_size(2, CACHE_TYPE_UNIFIED)); \
|
||||
NEW_AUX_ENT(AT_L2_CACHEGEOMETRY, \
|
||||
get_cache_geometry(2, CACHE_TYPE_UNIFIED)); \
|
||||
NEW_AUX_ENT(AT_L3_CACHESIZE, \
|
||||
get_cache_size(3, CACHE_TYPE_UNIFIED)); \
|
||||
NEW_AUX_ENT(AT_L3_CACHEGEOMETRY, \
|
||||
get_cache_geometry(3, CACHE_TYPE_UNIFIED)); \
|
||||
} while (0)
|
||||
#define ARCH_HAS_SETUP_ADDITIONAL_PAGES
|
||||
struct linux_binprm;
|
||||
|
|
|
|||
|
|
@ -30,8 +30,10 @@
|
|||
#define AT_L1D_CACHEGEOMETRY 43
|
||||
#define AT_L2_CACHESIZE 44
|
||||
#define AT_L2_CACHEGEOMETRY 45
|
||||
#define AT_L3_CACHESIZE 46
|
||||
#define AT_L3_CACHEGEOMETRY 47
|
||||
|
||||
/* entries in ARCH_DLINFO */
|
||||
#define AT_VECTOR_SIZE_ARCH 7
|
||||
#define AT_VECTOR_SIZE_ARCH 9
|
||||
|
||||
#endif /* _UAPI_ASM_RISCV_AUXVEC_H */
|
||||
|
|
|
|||
|
|
@ -473,7 +473,7 @@ config EDAC_ALTERA_SDMMC
|
|||
|
||||
config EDAC_SIFIVE
|
||||
bool "Sifive platform EDAC driver"
|
||||
depends on EDAC=y && SIFIVE_L2
|
||||
depends on EDAC=y && SIFIVE_CCACHE
|
||||
help
|
||||
Support for error detection and correction on the SiFive SoCs.
|
||||
|
||||
|
|
|
|||
|
|
@ -2,7 +2,7 @@
|
|||
/*
|
||||
* SiFive Platform EDAC Driver
|
||||
*
|
||||
* Copyright (C) 2018-2019 SiFive, Inc.
|
||||
* Copyright (C) 2018-2022 SiFive, Inc.
|
||||
*
|
||||
* This driver is partially based on octeon_edac-pc.c
|
||||
*
|
||||
|
|
@ -10,7 +10,7 @@
|
|||
#include <linux/edac.h>
|
||||
#include <linux/platform_device.h>
|
||||
#include "edac_module.h"
|
||||
#include <soc/sifive/sifive_l2_cache.h>
|
||||
#include <soc/sifive/sifive_ccache.h>
|
||||
|
||||
#define DRVNAME "sifive_edac"
|
||||
|
||||
|
|
@ -32,9 +32,9 @@ int ecc_err_event(struct notifier_block *this, unsigned long event, void *ptr)
|
|||
|
||||
p = container_of(this, struct sifive_edac_priv, notifier);
|
||||
|
||||
if (event == SIFIVE_L2_ERR_TYPE_UE)
|
||||
if (event == SIFIVE_CCACHE_ERR_TYPE_UE)
|
||||
edac_device_handle_ue(p->dci, 0, 0, msg);
|
||||
else if (event == SIFIVE_L2_ERR_TYPE_CE)
|
||||
else if (event == SIFIVE_CCACHE_ERR_TYPE_CE)
|
||||
edac_device_handle_ce(p->dci, 0, 0, msg);
|
||||
|
||||
return NOTIFY_OK;
|
||||
|
|
@ -67,7 +67,7 @@ static int ecc_register(struct platform_device *pdev)
|
|||
goto err;
|
||||
}
|
||||
|
||||
register_sifive_l2_error_notifier(&p->notifier);
|
||||
register_sifive_ccache_error_notifier(&p->notifier);
|
||||
|
||||
return 0;
|
||||
|
||||
|
|
@ -81,7 +81,7 @@ static int ecc_unregister(struct platform_device *pdev)
|
|||
{
|
||||
struct sifive_edac_priv *p = platform_get_drvdata(pdev);
|
||||
|
||||
unregister_sifive_l2_error_notifier(&p->notifier);
|
||||
unregister_sifive_ccache_error_notifier(&p->notifier);
|
||||
edac_device_del_device(&pdev->dev);
|
||||
edac_device_free_ctl_info(p->dci);
|
||||
|
||||
|
|
|
|||
|
|
@ -2,9 +2,9 @@
|
|||
|
||||
if SOC_SIFIVE
|
||||
|
||||
config SIFIVE_L2
|
||||
bool "Sifive L2 Cache controller"
|
||||
config SIFIVE_CCACHE
|
||||
bool "Sifive Composable Cache controller"
|
||||
help
|
||||
Support for the L2 cache controller on SiFive platforms.
|
||||
Support for the composable cache controller on SiFive platforms.
|
||||
|
||||
endif
|
||||
|
|
|
|||
|
|
@ -1,3 +1,3 @@
|
|||
# SPDX-License-Identifier: GPL-2.0
|
||||
|
||||
obj-$(CONFIG_SIFIVE_L2) += sifive_l2_cache.o
|
||||
obj-$(CONFIG_SIFIVE_CCACHE) += sifive_ccache.o
|
||||
|
|
|
|||
|
|
@ -0,0 +1,255 @@
|
|||
// SPDX-License-Identifier: GPL-2.0
|
||||
/*
|
||||
* SiFive composable cache controller Driver
|
||||
*
|
||||
* Copyright (C) 2018-2022 SiFive, Inc.
|
||||
*
|
||||
*/
|
||||
|
||||
#define pr_fmt(fmt) "CCACHE: " fmt
|
||||
|
||||
#include <linux/debugfs.h>
|
||||
#include <linux/interrupt.h>
|
||||
#include <linux/of_irq.h>
|
||||
#include <linux/of_address.h>
|
||||
#include <linux/device.h>
|
||||
#include <linux/bitfield.h>
|
||||
#include <asm/cacheinfo.h>
|
||||
#include <soc/sifive/sifive_ccache.h>
|
||||
|
||||
#define SIFIVE_CCACHE_DIRECCFIX_LOW 0x100
|
||||
#define SIFIVE_CCACHE_DIRECCFIX_HIGH 0x104
|
||||
#define SIFIVE_CCACHE_DIRECCFIX_COUNT 0x108
|
||||
|
||||
#define SIFIVE_CCACHE_DIRECCFAIL_LOW 0x120
|
||||
#define SIFIVE_CCACHE_DIRECCFAIL_HIGH 0x124
|
||||
#define SIFIVE_CCACHE_DIRECCFAIL_COUNT 0x128
|
||||
|
||||
#define SIFIVE_CCACHE_DATECCFIX_LOW 0x140
|
||||
#define SIFIVE_CCACHE_DATECCFIX_HIGH 0x144
|
||||
#define SIFIVE_CCACHE_DATECCFIX_COUNT 0x148
|
||||
|
||||
#define SIFIVE_CCACHE_DATECCFAIL_LOW 0x160
|
||||
#define SIFIVE_CCACHE_DATECCFAIL_HIGH 0x164
|
||||
#define SIFIVE_CCACHE_DATECCFAIL_COUNT 0x168
|
||||
|
||||
#define SIFIVE_CCACHE_CONFIG 0x00
|
||||
#define SIFIVE_CCACHE_CONFIG_BANK_MASK GENMASK_ULL(7, 0)
|
||||
#define SIFIVE_CCACHE_CONFIG_WAYS_MASK GENMASK_ULL(15, 8)
|
||||
#define SIFIVE_CCACHE_CONFIG_SETS_MASK GENMASK_ULL(23, 16)
|
||||
#define SIFIVE_CCACHE_CONFIG_BLKS_MASK GENMASK_ULL(31, 24)
|
||||
|
||||
#define SIFIVE_CCACHE_WAYENABLE 0x08
|
||||
#define SIFIVE_CCACHE_ECCINJECTERR 0x40
|
||||
|
||||
#define SIFIVE_CCACHE_MAX_ECCINTR 4
|
||||
|
||||
static void __iomem *ccache_base;
|
||||
static int g_irq[SIFIVE_CCACHE_MAX_ECCINTR];
|
||||
static struct riscv_cacheinfo_ops ccache_cache_ops;
|
||||
static int level;
|
||||
|
||||
enum {
|
||||
DIR_CORR = 0,
|
||||
DATA_CORR,
|
||||
DATA_UNCORR,
|
||||
DIR_UNCORR,
|
||||
};
|
||||
|
||||
#ifdef CONFIG_DEBUG_FS
|
||||
static struct dentry *sifive_test;
|
||||
|
||||
static ssize_t ccache_write(struct file *file, const char __user *data,
|
||||
size_t count, loff_t *ppos)
|
||||
{
|
||||
unsigned int val;
|
||||
|
||||
if (kstrtouint_from_user(data, count, 0, &val))
|
||||
return -EINVAL;
|
||||
if ((val < 0xFF) || (val >= 0x10000 && val < 0x100FF))
|
||||
writel(val, ccache_base + SIFIVE_CCACHE_ECCINJECTERR);
|
||||
else
|
||||
return -EINVAL;
|
||||
return count;
|
||||
}
|
||||
|
||||
static const struct file_operations ccache_fops = {
|
||||
.owner = THIS_MODULE,
|
||||
.open = simple_open,
|
||||
.write = ccache_write
|
||||
};
|
||||
|
||||
static void setup_sifive_debug(void)
|
||||
{
|
||||
sifive_test = debugfs_create_dir("sifive_ccache_cache", NULL);
|
||||
|
||||
debugfs_create_file("sifive_debug_inject_error", 0200,
|
||||
sifive_test, NULL, &ccache_fops);
|
||||
}
|
||||
#endif
|
||||
|
||||
static void ccache_config_read(void)
|
||||
{
|
||||
u32 cfg;
|
||||
|
||||
cfg = readl(ccache_base + SIFIVE_CCACHE_CONFIG);
|
||||
pr_info("%llu banks, %llu ways, sets/bank=%llu, bytes/block=%llu\n",
|
||||
FIELD_GET(SIFIVE_CCACHE_CONFIG_BANK_MASK, cfg),
|
||||
FIELD_GET(SIFIVE_CCACHE_CONFIG_WAYS_MASK, cfg),
|
||||
BIT_ULL(FIELD_GET(SIFIVE_CCACHE_CONFIG_SETS_MASK, cfg)),
|
||||
BIT_ULL(FIELD_GET(SIFIVE_CCACHE_CONFIG_BLKS_MASK, cfg)));
|
||||
|
||||
cfg = readl(ccache_base + SIFIVE_CCACHE_WAYENABLE);
|
||||
pr_info("Index of the largest way enabled: %u\n", cfg);
|
||||
}
|
||||
|
||||
static const struct of_device_id sifive_ccache_ids[] = {
|
||||
{ .compatible = "sifive,fu540-c000-ccache" },
|
||||
{ .compatible = "sifive,fu740-c000-ccache" },
|
||||
{ .compatible = "sifive,ccache0" },
|
||||
{ /* end of table */ }
|
||||
};
|
||||
|
||||
static ATOMIC_NOTIFIER_HEAD(ccache_err_chain);
|
||||
|
||||
int register_sifive_ccache_error_notifier(struct notifier_block *nb)
|
||||
{
|
||||
return atomic_notifier_chain_register(&ccache_err_chain, nb);
|
||||
}
|
||||
EXPORT_SYMBOL_GPL(register_sifive_ccache_error_notifier);
|
||||
|
||||
int unregister_sifive_ccache_error_notifier(struct notifier_block *nb)
|
||||
{
|
||||
return atomic_notifier_chain_unregister(&ccache_err_chain, nb);
|
||||
}
|
||||
EXPORT_SYMBOL_GPL(unregister_sifive_ccache_error_notifier);
|
||||
|
||||
static int ccache_largest_wayenabled(void)
|
||||
{
|
||||
return readl(ccache_base + SIFIVE_CCACHE_WAYENABLE) & 0xFF;
|
||||
}
|
||||
|
||||
static ssize_t number_of_ways_enabled_show(struct device *dev,
|
||||
struct device_attribute *attr,
|
||||
char *buf)
|
||||
{
|
||||
return sprintf(buf, "%u\n", ccache_largest_wayenabled());
|
||||
}
|
||||
|
||||
static DEVICE_ATTR_RO(number_of_ways_enabled);
|
||||
|
||||
static struct attribute *priv_attrs[] = {
|
||||
&dev_attr_number_of_ways_enabled.attr,
|
||||
NULL,
|
||||
};
|
||||
|
||||
static const struct attribute_group priv_attr_group = {
|
||||
.attrs = priv_attrs,
|
||||
};
|
||||
|
||||
static const struct attribute_group *ccache_get_priv_group(struct cacheinfo
|
||||
*this_leaf)
|
||||
{
|
||||
/* We want to use private group for composable cache only */
|
||||
if (this_leaf->level == level)
|
||||
return &priv_attr_group;
|
||||
else
|
||||
return NULL;
|
||||
}
|
||||
|
||||
static irqreturn_t ccache_int_handler(int irq, void *device)
|
||||
{
|
||||
unsigned int add_h, add_l;
|
||||
|
||||
if (irq == g_irq[DIR_CORR]) {
|
||||
add_h = readl(ccache_base + SIFIVE_CCACHE_DIRECCFIX_HIGH);
|
||||
add_l = readl(ccache_base + SIFIVE_CCACHE_DIRECCFIX_LOW);
|
||||
pr_err("DirError @ 0x%08X.%08X\n", add_h, add_l);
|
||||
/* Reading this register clears the DirError interrupt sig */
|
||||
readl(ccache_base + SIFIVE_CCACHE_DIRECCFIX_COUNT);
|
||||
atomic_notifier_call_chain(&ccache_err_chain,
|
||||
SIFIVE_CCACHE_ERR_TYPE_CE,
|
||||
"DirECCFix");
|
||||
}
|
||||
if (irq == g_irq[DIR_UNCORR]) {
|
||||
add_h = readl(ccache_base + SIFIVE_CCACHE_DIRECCFAIL_HIGH);
|
||||
add_l = readl(ccache_base + SIFIVE_CCACHE_DIRECCFAIL_LOW);
|
||||
/* Reading this register clears the DirFail interrupt sig */
|
||||
readl(ccache_base + SIFIVE_CCACHE_DIRECCFAIL_COUNT);
|
||||
atomic_notifier_call_chain(&ccache_err_chain,
|
||||
SIFIVE_CCACHE_ERR_TYPE_UE,
|
||||
"DirECCFail");
|
||||
panic("CCACHE: DirFail @ 0x%08X.%08X\n", add_h, add_l);
|
||||
}
|
||||
if (irq == g_irq[DATA_CORR]) {
|
||||
add_h = readl(ccache_base + SIFIVE_CCACHE_DATECCFIX_HIGH);
|
||||
add_l = readl(ccache_base + SIFIVE_CCACHE_DATECCFIX_LOW);
|
||||
pr_err("DataError @ 0x%08X.%08X\n", add_h, add_l);
|
||||
/* Reading this register clears the DataError interrupt sig */
|
||||
readl(ccache_base + SIFIVE_CCACHE_DATECCFIX_COUNT);
|
||||
atomic_notifier_call_chain(&ccache_err_chain,
|
||||
SIFIVE_CCACHE_ERR_TYPE_CE,
|
||||
"DatECCFix");
|
||||
}
|
||||
if (irq == g_irq[DATA_UNCORR]) {
|
||||
add_h = readl(ccache_base + SIFIVE_CCACHE_DATECCFAIL_HIGH);
|
||||
add_l = readl(ccache_base + SIFIVE_CCACHE_DATECCFAIL_LOW);
|
||||
pr_err("DataFail @ 0x%08X.%08X\n", add_h, add_l);
|
||||
/* Reading this register clears the DataFail interrupt sig */
|
||||
readl(ccache_base + SIFIVE_CCACHE_DATECCFAIL_COUNT);
|
||||
atomic_notifier_call_chain(&ccache_err_chain,
|
||||
SIFIVE_CCACHE_ERR_TYPE_UE,
|
||||
"DatECCFail");
|
||||
}
|
||||
|
||||
return IRQ_HANDLED;
|
||||
}
|
||||
|
||||
static int __init sifive_ccache_init(void)
|
||||
{
|
||||
struct device_node *np;
|
||||
struct resource res;
|
||||
int i, rc, intr_num;
|
||||
|
||||
np = of_find_matching_node(NULL, sifive_ccache_ids);
|
||||
if (!np)
|
||||
return -ENODEV;
|
||||
|
||||
if (of_address_to_resource(np, 0, &res))
|
||||
return -ENODEV;
|
||||
|
||||
ccache_base = ioremap(res.start, resource_size(&res));
|
||||
if (!ccache_base)
|
||||
return -ENOMEM;
|
||||
|
||||
if (of_property_read_u32(np, "cache-level", &level))
|
||||
return -ENOENT;
|
||||
|
||||
intr_num = of_property_count_u32_elems(np, "interrupts");
|
||||
if (!intr_num) {
|
||||
pr_err("No interrupts property\n");
|
||||
return -ENODEV;
|
||||
}
|
||||
|
||||
for (i = 0; i < intr_num; i++) {
|
||||
g_irq[i] = irq_of_parse_and_map(np, i);
|
||||
rc = request_irq(g_irq[i], ccache_int_handler, 0, "ccache_ecc",
|
||||
NULL);
|
||||
if (rc) {
|
||||
pr_err("Could not request IRQ %d\n", g_irq[i]);
|
||||
return rc;
|
||||
}
|
||||
}
|
||||
|
||||
ccache_config_read();
|
||||
|
||||
ccache_cache_ops.get_priv_group = ccache_get_priv_group;
|
||||
riscv_set_cacheinfo_ops(&ccache_cache_ops);
|
||||
|
||||
#ifdef CONFIG_DEBUG_FS
|
||||
setup_sifive_debug();
|
||||
#endif
|
||||
return 0;
|
||||
}
|
||||
|
||||
device_initcall(sifive_ccache_init);
|
||||
|
|
@ -1,237 +0,0 @@
|
|||
// SPDX-License-Identifier: GPL-2.0
|
||||
/*
|
||||
* SiFive L2 cache controller Driver
|
||||
*
|
||||
* Copyright (C) 2018-2019 SiFive, Inc.
|
||||
*
|
||||
*/
|
||||
#include <linux/debugfs.h>
|
||||
#include <linux/interrupt.h>
|
||||
#include <linux/of_irq.h>
|
||||
#include <linux/of_address.h>
|
||||
#include <linux/device.h>
|
||||
#include <asm/cacheinfo.h>
|
||||
#include <soc/sifive/sifive_l2_cache.h>
|
||||
|
||||
#define SIFIVE_L2_DIRECCFIX_LOW 0x100
|
||||
#define SIFIVE_L2_DIRECCFIX_HIGH 0x104
|
||||
#define SIFIVE_L2_DIRECCFIX_COUNT 0x108
|
||||
|
||||
#define SIFIVE_L2_DIRECCFAIL_LOW 0x120
|
||||
#define SIFIVE_L2_DIRECCFAIL_HIGH 0x124
|
||||
#define SIFIVE_L2_DIRECCFAIL_COUNT 0x128
|
||||
|
||||
#define SIFIVE_L2_DATECCFIX_LOW 0x140
|
||||
#define SIFIVE_L2_DATECCFIX_HIGH 0x144
|
||||
#define SIFIVE_L2_DATECCFIX_COUNT 0x148
|
||||
|
||||
#define SIFIVE_L2_DATECCFAIL_LOW 0x160
|
||||
#define SIFIVE_L2_DATECCFAIL_HIGH 0x164
|
||||
#define SIFIVE_L2_DATECCFAIL_COUNT 0x168
|
||||
|
||||
#define SIFIVE_L2_CONFIG 0x00
|
||||
#define SIFIVE_L2_WAYENABLE 0x08
|
||||
#define SIFIVE_L2_ECCINJECTERR 0x40
|
||||
|
||||
#define SIFIVE_L2_MAX_ECCINTR 4
|
||||
|
||||
static void __iomem *l2_base;
|
||||
static int g_irq[SIFIVE_L2_MAX_ECCINTR];
|
||||
static struct riscv_cacheinfo_ops l2_cache_ops;
|
||||
|
||||
enum {
|
||||
DIR_CORR = 0,
|
||||
DATA_CORR,
|
||||
DATA_UNCORR,
|
||||
DIR_UNCORR,
|
||||
};
|
||||
|
||||
#ifdef CONFIG_DEBUG_FS
|
||||
static struct dentry *sifive_test;
|
||||
|
||||
static ssize_t l2_write(struct file *file, const char __user *data,
|
||||
size_t count, loff_t *ppos)
|
||||
{
|
||||
unsigned int val;
|
||||
|
||||
if (kstrtouint_from_user(data, count, 0, &val))
|
||||
return -EINVAL;
|
||||
if ((val < 0xFF) || (val >= 0x10000 && val < 0x100FF))
|
||||
writel(val, l2_base + SIFIVE_L2_ECCINJECTERR);
|
||||
else
|
||||
return -EINVAL;
|
||||
return count;
|
||||
}
|
||||
|
||||
static const struct file_operations l2_fops = {
|
||||
.owner = THIS_MODULE,
|
||||
.open = simple_open,
|
||||
.write = l2_write
|
||||
};
|
||||
|
||||
static void setup_sifive_debug(void)
|
||||
{
|
||||
sifive_test = debugfs_create_dir("sifive_l2_cache", NULL);
|
||||
|
||||
debugfs_create_file("sifive_debug_inject_error", 0200,
|
||||
sifive_test, NULL, &l2_fops);
|
||||
}
|
||||
#endif
|
||||
|
||||
static void l2_config_read(void)
|
||||
{
|
||||
u32 regval, val;
|
||||
|
||||
regval = readl(l2_base + SIFIVE_L2_CONFIG);
|
||||
val = regval & 0xFF;
|
||||
pr_info("L2CACHE: No. of Banks in the cache: %d\n", val);
|
||||
val = (regval & 0xFF00) >> 8;
|
||||
pr_info("L2CACHE: No. of ways per bank: %d\n", val);
|
||||
val = (regval & 0xFF0000) >> 16;
|
||||
pr_info("L2CACHE: Sets per bank: %llu\n", (uint64_t)1 << val);
|
||||
val = (regval & 0xFF000000) >> 24;
|
||||
pr_info("L2CACHE: Bytes per cache block: %llu\n", (uint64_t)1 << val);
|
||||
|
||||
regval = readl(l2_base + SIFIVE_L2_WAYENABLE);
|
||||
pr_info("L2CACHE: Index of the largest way enabled: %d\n", regval);
|
||||
}
|
||||
|
||||
static const struct of_device_id sifive_l2_ids[] = {
|
||||
{ .compatible = "sifive,fu540-c000-ccache" },
|
||||
{ .compatible = "sifive,fu740-c000-ccache" },
|
||||
{ /* end of table */ },
|
||||
};
|
||||
|
||||
static ATOMIC_NOTIFIER_HEAD(l2_err_chain);
|
||||
|
||||
int register_sifive_l2_error_notifier(struct notifier_block *nb)
|
||||
{
|
||||
return atomic_notifier_chain_register(&l2_err_chain, nb);
|
||||
}
|
||||
EXPORT_SYMBOL_GPL(register_sifive_l2_error_notifier);
|
||||
|
||||
int unregister_sifive_l2_error_notifier(struct notifier_block *nb)
|
||||
{
|
||||
return atomic_notifier_chain_unregister(&l2_err_chain, nb);
|
||||
}
|
||||
EXPORT_SYMBOL_GPL(unregister_sifive_l2_error_notifier);
|
||||
|
||||
static int l2_largest_wayenabled(void)
|
||||
{
|
||||
return readl(l2_base + SIFIVE_L2_WAYENABLE) & 0xFF;
|
||||
}
|
||||
|
||||
static ssize_t number_of_ways_enabled_show(struct device *dev,
|
||||
struct device_attribute *attr,
|
||||
char *buf)
|
||||
{
|
||||
return sprintf(buf, "%u\n", l2_largest_wayenabled());
|
||||
}
|
||||
|
||||
static DEVICE_ATTR_RO(number_of_ways_enabled);
|
||||
|
||||
static struct attribute *priv_attrs[] = {
|
||||
&dev_attr_number_of_ways_enabled.attr,
|
||||
NULL,
|
||||
};
|
||||
|
||||
static const struct attribute_group priv_attr_group = {
|
||||
.attrs = priv_attrs,
|
||||
};
|
||||
|
||||
static const struct attribute_group *l2_get_priv_group(struct cacheinfo *this_leaf)
|
||||
{
|
||||
/* We want to use private group for L2 cache only */
|
||||
if (this_leaf->level == 2)
|
||||
return &priv_attr_group;
|
||||
else
|
||||
return NULL;
|
||||
}
|
||||
|
||||
static irqreturn_t l2_int_handler(int irq, void *device)
|
||||
{
|
||||
unsigned int add_h, add_l;
|
||||
|
||||
if (irq == g_irq[DIR_CORR]) {
|
||||
add_h = readl(l2_base + SIFIVE_L2_DIRECCFIX_HIGH);
|
||||
add_l = readl(l2_base + SIFIVE_L2_DIRECCFIX_LOW);
|
||||
pr_err("L2CACHE: DirError @ 0x%08X.%08X\n", add_h, add_l);
|
||||
/* Reading this register clears the DirError interrupt sig */
|
||||
readl(l2_base + SIFIVE_L2_DIRECCFIX_COUNT);
|
||||
atomic_notifier_call_chain(&l2_err_chain, SIFIVE_L2_ERR_TYPE_CE,
|
||||
"DirECCFix");
|
||||
}
|
||||
if (irq == g_irq[DIR_UNCORR]) {
|
||||
add_h = readl(l2_base + SIFIVE_L2_DIRECCFAIL_HIGH);
|
||||
add_l = readl(l2_base + SIFIVE_L2_DIRECCFAIL_LOW);
|
||||
/* Reading this register clears the DirFail interrupt sig */
|
||||
readl(l2_base + SIFIVE_L2_DIRECCFAIL_COUNT);
|
||||
atomic_notifier_call_chain(&l2_err_chain, SIFIVE_L2_ERR_TYPE_UE,
|
||||
"DirECCFail");
|
||||
panic("L2CACHE: DirFail @ 0x%08X.%08X\n", add_h, add_l);
|
||||
}
|
||||
if (irq == g_irq[DATA_CORR]) {
|
||||
add_h = readl(l2_base + SIFIVE_L2_DATECCFIX_HIGH);
|
||||
add_l = readl(l2_base + SIFIVE_L2_DATECCFIX_LOW);
|
||||
pr_err("L2CACHE: DataError @ 0x%08X.%08X\n", add_h, add_l);
|
||||
/* Reading this register clears the DataError interrupt sig */
|
||||
readl(l2_base + SIFIVE_L2_DATECCFIX_COUNT);
|
||||
atomic_notifier_call_chain(&l2_err_chain, SIFIVE_L2_ERR_TYPE_CE,
|
||||
"DatECCFix");
|
||||
}
|
||||
if (irq == g_irq[DATA_UNCORR]) {
|
||||
add_h = readl(l2_base + SIFIVE_L2_DATECCFAIL_HIGH);
|
||||
add_l = readl(l2_base + SIFIVE_L2_DATECCFAIL_LOW);
|
||||
pr_err("L2CACHE: DataFail @ 0x%08X.%08X\n", add_h, add_l);
|
||||
/* Reading this register clears the DataFail interrupt sig */
|
||||
readl(l2_base + SIFIVE_L2_DATECCFAIL_COUNT);
|
||||
atomic_notifier_call_chain(&l2_err_chain, SIFIVE_L2_ERR_TYPE_UE,
|
||||
"DatECCFail");
|
||||
}
|
||||
|
||||
return IRQ_HANDLED;
|
||||
}
|
||||
|
||||
static int __init sifive_l2_init(void)
|
||||
{
|
||||
struct device_node *np;
|
||||
struct resource res;
|
||||
int i, rc, intr_num;
|
||||
|
||||
np = of_find_matching_node(NULL, sifive_l2_ids);
|
||||
if (!np)
|
||||
return -ENODEV;
|
||||
|
||||
if (of_address_to_resource(np, 0, &res))
|
||||
return -ENODEV;
|
||||
|
||||
l2_base = ioremap(res.start, resource_size(&res));
|
||||
if (!l2_base)
|
||||
return -ENOMEM;
|
||||
|
||||
intr_num = of_property_count_u32_elems(np, "interrupts");
|
||||
if (!intr_num) {
|
||||
pr_err("L2CACHE: no interrupts property\n");
|
||||
return -ENODEV;
|
||||
}
|
||||
|
||||
for (i = 0; i < intr_num; i++) {
|
||||
g_irq[i] = irq_of_parse_and_map(np, i);
|
||||
rc = request_irq(g_irq[i], l2_int_handler, 0, "l2_ecc", NULL);
|
||||
if (rc) {
|
||||
pr_err("L2CACHE: Could not request IRQ %d\n", g_irq[i]);
|
||||
return rc;
|
||||
}
|
||||
}
|
||||
|
||||
l2_config_read();
|
||||
|
||||
l2_cache_ops.get_priv_group = l2_get_priv_group;
|
||||
riscv_set_cacheinfo_ops(&l2_cache_ops);
|
||||
|
||||
#ifdef CONFIG_DEBUG_FS
|
||||
setup_sifive_debug();
|
||||
#endif
|
||||
return 0;
|
||||
}
|
||||
device_initcall(sifive_l2_init);
|
||||
|
|
@ -0,0 +1,16 @@
|
|||
/* SPDX-License-Identifier: GPL-2.0 */
|
||||
/*
|
||||
* SiFive Composable Cache Controller header file
|
||||
*
|
||||
*/
|
||||
|
||||
#ifndef __SOC_SIFIVE_CCACHE_H
|
||||
#define __SOC_SIFIVE_CCACHE_H
|
||||
|
||||
extern int register_sifive_ccache_error_notifier(struct notifier_block *nb);
|
||||
extern int unregister_sifive_ccache_error_notifier(struct notifier_block *nb);
|
||||
|
||||
#define SIFIVE_CCACHE_ERR_TYPE_CE 0
|
||||
#define SIFIVE_CCACHE_ERR_TYPE_UE 1
|
||||
|
||||
#endif /* __SOC_SIFIVE_CCACHE_H */
|
||||
|
|
@ -1,16 +0,0 @@
|
|||
/* SPDX-License-Identifier: GPL-2.0 */
|
||||
/*
|
||||
* SiFive L2 Cache Controller header file
|
||||
*
|
||||
*/
|
||||
|
||||
#ifndef __SOC_SIFIVE_L2_CACHE_H
|
||||
#define __SOC_SIFIVE_L2_CACHE_H
|
||||
|
||||
extern int register_sifive_l2_error_notifier(struct notifier_block *nb);
|
||||
extern int unregister_sifive_l2_error_notifier(struct notifier_block *nb);
|
||||
|
||||
#define SIFIVE_L2_ERR_TYPE_CE 0
|
||||
#define SIFIVE_L2_ERR_TYPE_UE 1
|
||||
|
||||
#endif /* __SOC_SIFIVE_L2_CACHE_H */
|
||||
Loading…
Reference in New Issue