mirror of
https://git.kernel.org/pub/scm/linux/kernel/git/stable/linux.git
synced 2024-09-29 13:53:33 +00:00
pinctrl: qcom: Introduce SM6115 LPI pinctrl driver
Add support for the pin controller block on SM6115's Low Power Island. Reviewed-by: Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org> Signed-off-by: Konrad Dybcio <konrad.dybcio@linaro.org> Link: https://lore.kernel.org/r/20230722-topic-6115_lpasstlmm-v2-2-d4883831a858@linaro.org Signed-off-by: Linus Walleij <linus.walleij@linaro.org>
This commit is contained in:
Konrad Dybcio
Linus Walleij
parent
743cbe6541
commit
1b1db9e02a
3 changed files with 185 additions and 0 deletions
|
|
@ -68,6 +68,15 @@ config PINCTRL_SC7280_LPASS_LPI
|
|||
Qualcomm Technologies Inc LPASS (Low Power Audio SubSystem) LPI
|
||||
(Low Power Island) found on the Qualcomm Technologies Inc SC7280 platform.
|
||||
|
||||
config PINCTRL_SM6115_LPASS_LPI
|
||||
tristate "Qualcomm Technologies Inc SM6115 LPASS LPI pin controller driver"
|
||||
depends on ARM64 || COMPILE_TEST
|
||||
depends on PINCTRL_LPASS_LPI
|
||||
help
|
||||
This is the pinctrl, pinmux, pinconf and gpiolib driver for the
|
||||
Qualcomm Technologies Inc LPASS (Low Power Audio SubSystem) LPI
|
||||
(Low Power Island) found on the Qualcomm Technologies Inc SM6115 platform.
|
||||
|
||||
config PINCTRL_SM8250_LPASS_LPI
|
||||
tristate "Qualcomm Technologies Inc SM8250 LPASS LPI pin controller driver"
|
||||
depends on ARM64 || COMPILE_TEST
|
||||
|
|
|
|||
|
|
@ -44,6 +44,7 @@ obj-$(CONFIG_PINCTRL_SDX55) += pinctrl-sdx55.o
|
|||
obj-$(CONFIG_PINCTRL_SDX65) += pinctrl-sdx65.o
|
||||
obj-$(CONFIG_PINCTRL_SDX75) += pinctrl-sdx75.o
|
||||
obj-$(CONFIG_PINCTRL_SM6115) += pinctrl-sm6115.o
|
||||
obj-$(CONFIG_PINCTRL_SM6115_LPASS_LPI) += pinctrl-sm6115-lpass-lpi.o
|
||||
obj-$(CONFIG_PINCTRL_SM6125) += pinctrl-sm6125.o
|
||||
obj-$(CONFIG_PINCTRL_SM6350) += pinctrl-sm6350.o
|
||||
obj-$(CONFIG_PINCTRL_SM6375) += pinctrl-sm6375.o
|
||||
|
|
|
|||
175
drivers/pinctrl/qcom/pinctrl-sm6115-lpass-lpi.c
Normal file
175
drivers/pinctrl/qcom/pinctrl-sm6115-lpass-lpi.c
Normal file
|
|
@ -0,0 +1,175 @@
|
|||
// SPDX-License-Identifier: GPL-2.0-only
|
||||
/*
|
||||
* Copyright (c) 2016-2019, The Linux Foundation. All rights reserved.
|
||||
* Copyright (c) 2020, 2023 Linaro Ltd.
|
||||
*/
|
||||
|
||||
#include <linux/gpio/driver.h>
|
||||
#include <linux/module.h>
|
||||
#include <linux/platform_device.h>
|
||||
|
||||
#include "pinctrl-lpass-lpi.h"
|
||||
|
||||
enum lpass_lpi_functions {
|
||||
LPI_MUX_dmic01_clk,
|
||||
LPI_MUX_dmic01_data,
|
||||
LPI_MUX_dmic23_clk,
|
||||
LPI_MUX_dmic23_data,
|
||||
LPI_MUX_i2s1_clk,
|
||||
LPI_MUX_i2s1_data,
|
||||
LPI_MUX_i2s1_ws,
|
||||
LPI_MUX_i2s2_clk,
|
||||
LPI_MUX_i2s2_data,
|
||||
LPI_MUX_i2s2_ws,
|
||||
LPI_MUX_i2s3_clk,
|
||||
LPI_MUX_i2s3_data,
|
||||
LPI_MUX_i2s3_ws,
|
||||
LPI_MUX_qua_mi2s_data,
|
||||
LPI_MUX_qua_mi2s_sclk,
|
||||
LPI_MUX_qua_mi2s_ws,
|
||||
LPI_MUX_swr_rx_clk,
|
||||
LPI_MUX_swr_rx_data,
|
||||
LPI_MUX_swr_tx_clk,
|
||||
LPI_MUX_swr_tx_data,
|
||||
LPI_MUX_wsa_mclk,
|
||||
LPI_MUX_gpio,
|
||||
LPI_MUX__,
|
||||
};
|
||||
|
||||
static int gpio0_pins[] = { 0 };
|
||||
static int gpio1_pins[] = { 1 };
|
||||
static int gpio2_pins[] = { 2 };
|
||||
static int gpio3_pins[] = { 3 };
|
||||
static int gpio4_pins[] = { 4 };
|
||||
static int gpio5_pins[] = { 5 };
|
||||
static int gpio6_pins[] = { 6 };
|
||||
static int gpio7_pins[] = { 7 };
|
||||
static int gpio8_pins[] = { 8 };
|
||||
static int gpio9_pins[] = { 9 };
|
||||
static int gpio10_pins[] = { 10 };
|
||||
static int gpio11_pins[] = { 11 };
|
||||
static int gpio12_pins[] = { 12 };
|
||||
static int gpio13_pins[] = { 13 };
|
||||
static int gpio14_pins[] = { 14 };
|
||||
static int gpio15_pins[] = { 15 };
|
||||
static int gpio16_pins[] = { 16 };
|
||||
static int gpio17_pins[] = { 17 };
|
||||
static int gpio18_pins[] = { 18 };
|
||||
|
||||
static const struct pinctrl_pin_desc sm6115_lpi_pins[] = {
|
||||
PINCTRL_PIN(0, "gpio0"),
|
||||
PINCTRL_PIN(1, "gpio1"),
|
||||
PINCTRL_PIN(2, "gpio2"),
|
||||
PINCTRL_PIN(3, "gpio3"),
|
||||
PINCTRL_PIN(4, "gpio4"),
|
||||
PINCTRL_PIN(5, "gpio5"),
|
||||
PINCTRL_PIN(6, "gpio6"),
|
||||
PINCTRL_PIN(7, "gpio7"),
|
||||
PINCTRL_PIN(8, "gpio8"),
|
||||
PINCTRL_PIN(9, "gpio9"),
|
||||
PINCTRL_PIN(10, "gpio10"),
|
||||
PINCTRL_PIN(11, "gpio11"),
|
||||
PINCTRL_PIN(12, "gpio12"),
|
||||
PINCTRL_PIN(13, "gpio13"),
|
||||
PINCTRL_PIN(14, "gpio14"),
|
||||
PINCTRL_PIN(15, "gpio15"),
|
||||
PINCTRL_PIN(16, "gpio16"),
|
||||
PINCTRL_PIN(17, "gpio17"),
|
||||
PINCTRL_PIN(18, "gpio18"),
|
||||
};
|
||||
|
||||
static const char * const dmic01_clk_groups[] = { "gpio6" };
|
||||
static const char * const dmic01_data_groups[] = { "gpio7" };
|
||||
static const char * const dmic23_clk_groups[] = { "gpio8" };
|
||||
static const char * const dmic23_data_groups[] = { "gpio9" };
|
||||
static const char * const i2s1_clk_groups[] = { "gpio6" };
|
||||
static const char * const i2s1_data_groups[] = { "gpio8", "gpio9" };
|
||||
static const char * const i2s1_ws_groups[] = { "gpio7" };
|
||||
static const char * const i2s2_clk_groups[] = { "gpio10" };
|
||||
static const char * const i2s2_data_groups[] = { "gpio12", "gpio13" };
|
||||
static const char * const i2s2_ws_groups[] = { "gpio11" };
|
||||
static const char * const i2s3_clk_groups[] = { "gpio14" };
|
||||
static const char * const i2s3_data_groups[] = { "gpio16", "gpio17" };
|
||||
static const char * const i2s3_ws_groups[] = { "gpio15" };
|
||||
static const char * const qua_mi2s_data_groups[] = { "gpio2", "gpio3", "gpio4", "gpio5" };
|
||||
static const char * const qua_mi2s_sclk_groups[] = { "gpio0" };
|
||||
static const char * const qua_mi2s_ws_groups[] = { "gpio1" };
|
||||
static const char * const swr_rx_clk_groups[] = { "gpio3" };
|
||||
static const char * const swr_rx_data_groups[] = { "gpio4", "gpio5" };
|
||||
static const char * const swr_tx_clk_groups[] = { "gpio0" };
|
||||
static const char * const swr_tx_data_groups[] = { "gpio1", "gpio2" };
|
||||
static const char * const wsa_mclk_groups[] = { "gpio18" };
|
||||
|
||||
static const struct lpi_pingroup sm6115_groups[] = {
|
||||
LPI_PINGROUP(0, 0, swr_tx_clk, qua_mi2s_sclk, _, _),
|
||||
LPI_PINGROUP(1, 2, swr_tx_data, qua_mi2s_ws, _, _),
|
||||
LPI_PINGROUP(2, 4, swr_tx_data, qua_mi2s_data, _, _),
|
||||
LPI_PINGROUP(3, 8, swr_rx_clk, qua_mi2s_data, _, _),
|
||||
LPI_PINGROUP(4, 10, swr_rx_data, qua_mi2s_data, _, _),
|
||||
LPI_PINGROUP(5, 12, swr_rx_data, _, qua_mi2s_data, _),
|
||||
LPI_PINGROUP(6, LPI_NO_SLEW, dmic01_clk, i2s1_clk, _, _),
|
||||
LPI_PINGROUP(7, LPI_NO_SLEW, dmic01_data, i2s1_ws, _, _),
|
||||
LPI_PINGROUP(8, LPI_NO_SLEW, dmic23_clk, i2s1_data, _, _),
|
||||
LPI_PINGROUP(9, LPI_NO_SLEW, dmic23_data, i2s1_data, _, _),
|
||||
LPI_PINGROUP(10, LPI_NO_SLEW, i2s2_clk, _, _, _),
|
||||
LPI_PINGROUP(11, LPI_NO_SLEW, i2s2_ws, _, _, _),
|
||||
LPI_PINGROUP(12, LPI_NO_SLEW, _, i2s2_data, _, _),
|
||||
LPI_PINGROUP(13, LPI_NO_SLEW, _, i2s2_data, _, _),
|
||||
LPI_PINGROUP(14, LPI_NO_SLEW, i2s3_clk, _, _, _),
|
||||
LPI_PINGROUP(15, LPI_NO_SLEW, i2s3_ws, _, _, _),
|
||||
LPI_PINGROUP(16, LPI_NO_SLEW, i2s3_data, _, _, _),
|
||||
LPI_PINGROUP(17, LPI_NO_SLEW, i2s3_data, _, _, _),
|
||||
LPI_PINGROUP(18, 14, wsa_mclk, _, _, _),
|
||||
};
|
||||
|
||||
static const struct lpi_function sm6115_functions[] = {
|
||||
LPI_FUNCTION(dmic01_clk),
|
||||
LPI_FUNCTION(dmic01_data),
|
||||
LPI_FUNCTION(dmic23_clk),
|
||||
LPI_FUNCTION(dmic23_data),
|
||||
LPI_FUNCTION(i2s1_clk),
|
||||
LPI_FUNCTION(i2s1_data),
|
||||
LPI_FUNCTION(i2s1_ws),
|
||||
LPI_FUNCTION(i2s2_clk),
|
||||
LPI_FUNCTION(i2s2_data),
|
||||
LPI_FUNCTION(i2s2_ws),
|
||||
LPI_FUNCTION(i2s3_clk),
|
||||
LPI_FUNCTION(i2s3_data),
|
||||
LPI_FUNCTION(i2s3_ws),
|
||||
LPI_FUNCTION(qua_mi2s_data),
|
||||
LPI_FUNCTION(qua_mi2s_sclk),
|
||||
LPI_FUNCTION(qua_mi2s_ws),
|
||||
LPI_FUNCTION(swr_rx_clk),
|
||||
LPI_FUNCTION(swr_rx_data),
|
||||
LPI_FUNCTION(swr_tx_clk),
|
||||
LPI_FUNCTION(swr_tx_data),
|
||||
LPI_FUNCTION(wsa_mclk),
|
||||
};
|
||||
|
||||
static const struct lpi_pinctrl_variant_data sm6115_lpi_data = {
|
||||
.pins = sm6115_lpi_pins,
|
||||
.npins = ARRAY_SIZE(sm6115_lpi_pins),
|
||||
.groups = sm6115_groups,
|
||||
.ngroups = ARRAY_SIZE(sm6115_groups),
|
||||
.functions = sm6115_functions,
|
||||
.nfunctions = ARRAY_SIZE(sm6115_functions),
|
||||
};
|
||||
|
||||
static const struct of_device_id lpi_pinctrl_of_match[] = {
|
||||
{ .compatible = "qcom,sm6115-lpass-lpi-pinctrl", .data = &sm6115_lpi_data },
|
||||
{ }
|
||||
};
|
||||
MODULE_DEVICE_TABLE(of, lpi_pinctrl_of_match);
|
||||
|
||||
static struct platform_driver lpi_pinctrl_driver = {
|
||||
.driver = {
|
||||
.name = "qcom-sm6115-lpass-lpi-pinctrl",
|
||||
.of_match_table = lpi_pinctrl_of_match,
|
||||
},
|
||||
.probe = lpi_pinctrl_probe,
|
||||
.remove = lpi_pinctrl_remove,
|
||||
};
|
||||
|
||||
module_platform_driver(lpi_pinctrl_driver);
|
||||
MODULE_DESCRIPTION("QTI SM6115 LPI GPIO pin control driver");
|
||||
MODULE_LICENSE("GPL");
|
||||
Loading…
Reference in a new issue