mirror of
https://git.kernel.org/pub/scm/linux/kernel/git/stable/linux.git
synced 2024-09-28 21:33:52 +00:00
arm64: dts: tqma8mqml: add PCIe support
Add PCIe support to TQMa8MxML series. Signed-off-by: Alexander Stein <alexander.stein@ew.tq-group.com> Signed-off-by: Shawn Guo <shawnguo@kernel.org>
This commit is contained in:
parent
9cbe605b8e
commit
1d84283101
3 changed files with 30 additions and 0 deletions
|
@ -5,6 +5,7 @@
|
||||||
|
|
||||||
/dts-v1/;
|
/dts-v1/;
|
||||||
|
|
||||||
|
#include <dt-bindings/phy/phy-imx8-pcie.h>
|
||||||
#include "imx8mm-tqma8mqml.dtsi"
|
#include "imx8mm-tqma8mqml.dtsi"
|
||||||
#include "mba8mx.dtsi"
|
#include "mba8mx.dtsi"
|
||||||
|
|
||||||
|
@ -58,6 +59,24 @@ expander2: gpio@27 {
|
||||||
};
|
};
|
||||||
};
|
};
|
||||||
|
|
||||||
|
&pcie_phy {
|
||||||
|
clocks = <&pcie0_refclk>;
|
||||||
|
status = "okay";
|
||||||
|
};
|
||||||
|
|
||||||
|
&pcie0 {
|
||||||
|
reset-gpio = <&expander0 14 GPIO_ACTIVE_LOW>;
|
||||||
|
clocks = <&clk IMX8MM_CLK_PCIE1_ROOT>, <&clk IMX8MM_CLK_PCIE1_AUX>,
|
||||||
|
<&pcie0_refclk>;
|
||||||
|
clock-names = "pcie", "pcie_aux", "pcie_bus";
|
||||||
|
assigned-clocks = <&clk IMX8MM_CLK_PCIE1_AUX>,
|
||||||
|
<&clk IMX8MM_CLK_PCIE1_CTRL>;
|
||||||
|
assigned-clock-rates = <10000000>, <250000000>;
|
||||||
|
assigned-clock-parents = <&clk IMX8MM_SYS_PLL2_50M>,
|
||||||
|
<&clk IMX8MM_SYS_PLL2_250M>;
|
||||||
|
status = "okay";
|
||||||
|
};
|
||||||
|
|
||||||
&sai3 {
|
&sai3 {
|
||||||
assigned-clocks = <&clk IMX8MM_CLK_SAI3>;
|
assigned-clocks = <&clk IMX8MM_CLK_SAI3>;
|
||||||
assigned-clock-parents = <&clk IMX8MM_AUDIO_PLL1_OUT>;
|
assigned-clock-parents = <&clk IMX8MM_AUDIO_PLL1_OUT>;
|
||||||
|
|
|
@ -227,6 +227,11 @@ eeprom0: eeprom@57 {
|
||||||
};
|
};
|
||||||
};
|
};
|
||||||
|
|
||||||
|
&pcie_phy {
|
||||||
|
fsl,refclk-pad-mode = <IMX8_PCIE_REFCLK_PAD_INPUT>;
|
||||||
|
fsl,clkreq-unsupported;
|
||||||
|
};
|
||||||
|
|
||||||
&usdhc3 {
|
&usdhc3 {
|
||||||
pinctrl-names = "default", "state_100mhz", "state_200mhz";
|
pinctrl-names = "default", "state_100mhz", "state_200mhz";
|
||||||
pinctrl-0 = <&pinctrl_usdhc3>;
|
pinctrl-0 = <&pinctrl_usdhc3>;
|
||||||
|
|
|
@ -66,6 +66,12 @@ led2: led2 {
|
||||||
};
|
};
|
||||||
};
|
};
|
||||||
|
|
||||||
|
pcie0_refclk: pcie0-refclk {
|
||||||
|
compatible = "fixed-clock";
|
||||||
|
#clock-cells = <0>;
|
||||||
|
clock-frequency = <100000000>;
|
||||||
|
};
|
||||||
|
|
||||||
reg_hub_vbus: regulator-hub-vbus {
|
reg_hub_vbus: regulator-hub-vbus {
|
||||||
compatible = "regulator-fixed";
|
compatible = "regulator-fixed";
|
||||||
regulator-name = "MBA8MX_HUB_VBUS";
|
regulator-name = "MBA8MX_HUB_VBUS";
|
||||||
|
|
Loading…
Reference in a new issue