mirror of
https://git.kernel.org/pub/scm/linux/kernel/git/stable/linux.git
synced 2024-09-30 06:10:56 +00:00
drm/i915: Clear leftover DP vswing/preemphasis values before modeset
Currently we clear the leftover vswing/preemphasis values only at the start of link training. That means the initial vswing programming performed during modeset is going to use stale values left over from the previous link training sequence, and then at the start of link training we're going to reset the levels back to 0. Seems much better to make sure we start with level 0 from the get go. Additionally if LTTPRs are present the leftover vswing/preemphasis values are those of the last link in the chain, so not the values that our PHY is even using after a successful link training sequence. So let's make sure everything is cleared up before we start programming anything. Suggested-by: Imre Deak <imre.deak@intel.com> Signed-off-by: Ville Syrjälä <ville.syrjala@linux.intel.com> Link: https://patchwork.freedesktop.org/patch/msgid/20210930134310.31669-1-ville.syrjala@linux.intel.com Reviewed-by: Imre Deak <imre.deak@intel.com>
This commit is contained in:
parent
4378daf5d0
commit
1e9ae61d17
1 changed files with 1 additions and 0 deletions
|
@ -1835,6 +1835,7 @@ intel_dp_compute_config(struct intel_encoder *encoder,
|
|||
void intel_dp_set_link_params(struct intel_dp *intel_dp,
|
||||
int link_rate, int lane_count)
|
||||
{
|
||||
memset(intel_dp->train_set, 0, sizeof(intel_dp->train_set));
|
||||
intel_dp->link_trained = false;
|
||||
intel_dp->link_rate = link_rate;
|
||||
intel_dp->lane_count = lane_count;
|
||||
|
|
Loading…
Reference in a new issue