mirror of
https://git.kernel.org/pub/scm/linux/kernel/git/stable/linux.git
synced 2024-09-06 10:57:46 +00:00
clk: renesas: r9a07g043: Add clock and reset entry for PLIC
Add the missing clock and reset entry for PLIC. Also add
R9A07G043_NCEPLIC_ACLK to the critical clocks list.
Fixes: 95d48d2703
("clk: renesas: r9a07g043: Add support for RZ/Five SoC")
Signed-off-by: Lad Prabhakar <prabhakar.mahadev-lad.rj@bp.renesas.com>
Reviewed-by: Geert Uytterhoeven <geert+renesas@glider.be>
Link: https://lore.kernel.org/r/20240403200952.633084-1-prabhakar.mahadev-lad.rj@bp.renesas.com
Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be>
This commit is contained in:
parent
ef9916d0e2
commit
44019387fc
1 changed files with 9 additions and 0 deletions
|
@ -280,6 +280,10 @@ static const struct rzg2l_mod_clk r9a07g043_mod_clks[] = {
|
||||||
0x5a8, 1),
|
0x5a8, 1),
|
||||||
DEF_MOD("tsu_pclk", R9A07G043_TSU_PCLK, R9A07G043_CLK_TSU,
|
DEF_MOD("tsu_pclk", R9A07G043_TSU_PCLK, R9A07G043_CLK_TSU,
|
||||||
0x5ac, 0),
|
0x5ac, 0),
|
||||||
|
#ifdef CONFIG_RISCV
|
||||||
|
DEF_MOD("nceplic_aclk", R9A07G043_NCEPLIC_ACLK, R9A07G043_CLK_P1,
|
||||||
|
0x608, 0),
|
||||||
|
#endif
|
||||||
};
|
};
|
||||||
|
|
||||||
static const struct rzg2l_reset r9a07g043_resets[] = {
|
static const struct rzg2l_reset r9a07g043_resets[] = {
|
||||||
|
@ -338,6 +342,10 @@ static const struct rzg2l_reset r9a07g043_resets[] = {
|
||||||
DEF_RST(R9A07G043_ADC_PRESETN, 0x8a8, 0),
|
DEF_RST(R9A07G043_ADC_PRESETN, 0x8a8, 0),
|
||||||
DEF_RST(R9A07G043_ADC_ADRST_N, 0x8a8, 1),
|
DEF_RST(R9A07G043_ADC_ADRST_N, 0x8a8, 1),
|
||||||
DEF_RST(R9A07G043_TSU_PRESETN, 0x8ac, 0),
|
DEF_RST(R9A07G043_TSU_PRESETN, 0x8ac, 0),
|
||||||
|
#ifdef CONFIG_RISCV
|
||||||
|
DEF_RST(R9A07G043_NCEPLIC_ARESETN, 0x908, 0),
|
||||||
|
#endif
|
||||||
|
|
||||||
};
|
};
|
||||||
|
|
||||||
static const unsigned int r9a07g043_crit_mod_clks[] __initconst = {
|
static const unsigned int r9a07g043_crit_mod_clks[] __initconst = {
|
||||||
|
@ -347,6 +355,7 @@ static const unsigned int r9a07g043_crit_mod_clks[] __initconst = {
|
||||||
#endif
|
#endif
|
||||||
#ifdef CONFIG_RISCV
|
#ifdef CONFIG_RISCV
|
||||||
MOD_CLK_BASE + R9A07G043_IAX45_CLK,
|
MOD_CLK_BASE + R9A07G043_IAX45_CLK,
|
||||||
|
MOD_CLK_BASE + R9A07G043_NCEPLIC_ACLK,
|
||||||
#endif
|
#endif
|
||||||
MOD_CLK_BASE + R9A07G043_DMAC_ACLK,
|
MOD_CLK_BASE + R9A07G043_DMAC_ACLK,
|
||||||
};
|
};
|
||||||
|
|
Loading…
Reference in a new issue