mirror of
https://git.kernel.org/pub/scm/linux/kernel/git/stable/linux.git
synced 2024-10-01 22:54:01 +00:00
regulator: Convert UniPhier regulator to json-schema
Convert the UniPhier regulator binding to DT schema format. Signed-off-by: Kunihiko Hayashi <hayashi.kunihiko@socionext.com> Reviewed-by: Rob Herring <robh@kernel.org> Link: https://lore.kernel.org/r/1624413137-17453-1-git-send-email-hayashi.kunihiko@socionext.com Signed-off-by: Mark Brown <broonie@kernel.org>
This commit is contained in:
parent
77eac0e1ce
commit
442a9d105e
2 changed files with 85 additions and 58 deletions
|
@ -0,0 +1,85 @@
|
||||||
|
# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
|
||||||
|
%YAML 1.2
|
||||||
|
---
|
||||||
|
$id: http://devicetree.org/schemas/regulator/socionext,uniphier-regulator.yaml#
|
||||||
|
$schema: http://devicetree.org/meta-schemas/core.yaml#
|
||||||
|
|
||||||
|
title: Socionext UniPhier regulator controller
|
||||||
|
|
||||||
|
description: |
|
||||||
|
This regulator controls VBUS and belongs to USB3 glue layer. Before using
|
||||||
|
the regulator, it is necessary to control the clocks and resets to enable
|
||||||
|
this layer. These clocks and resets should be described in each property.
|
||||||
|
|
||||||
|
maintainers:
|
||||||
|
- Kunihiko Hayashi <hayashi.kunihiko@socionext.com>
|
||||||
|
|
||||||
|
allOf:
|
||||||
|
- $ref: "regulator.yaml#"
|
||||||
|
|
||||||
|
# USB3 Controller
|
||||||
|
|
||||||
|
properties:
|
||||||
|
compatible:
|
||||||
|
enum:
|
||||||
|
- socionext,uniphier-pro4-usb3-regulator
|
||||||
|
- socionext,uniphier-pro5-usb3-regulator
|
||||||
|
- socionext,uniphier-pxs2-usb3-regulator
|
||||||
|
- socionext,uniphier-ld20-usb3-regulator
|
||||||
|
- socionext,uniphier-pxs3-usb3-regulator
|
||||||
|
|
||||||
|
reg:
|
||||||
|
maxItems: 1
|
||||||
|
|
||||||
|
clocks:
|
||||||
|
minItems: 1
|
||||||
|
maxItems: 2
|
||||||
|
|
||||||
|
clock-names:
|
||||||
|
oneOf:
|
||||||
|
- items: # for Pro4, Pro5
|
||||||
|
- const: gio
|
||||||
|
- const: link
|
||||||
|
- items: # for others
|
||||||
|
- const: link
|
||||||
|
|
||||||
|
resets:
|
||||||
|
minItems: 1
|
||||||
|
maxItems: 2
|
||||||
|
|
||||||
|
reset-names:
|
||||||
|
oneOf:
|
||||||
|
- items: # for Pro4, Pro5
|
||||||
|
- const: gio
|
||||||
|
- const: link
|
||||||
|
- items:
|
||||||
|
- const: link
|
||||||
|
|
||||||
|
additionalProperties: false
|
||||||
|
|
||||||
|
required:
|
||||||
|
- compatible
|
||||||
|
- reg
|
||||||
|
- clocks
|
||||||
|
- clock-names
|
||||||
|
- resets
|
||||||
|
- reset-names
|
||||||
|
|
||||||
|
examples:
|
||||||
|
- |
|
||||||
|
usb-glue@65b00000 {
|
||||||
|
compatible = "simple-mfd";
|
||||||
|
#address-cells = <1>;
|
||||||
|
#size-cells = <1>;
|
||||||
|
ranges = <0 0x65b00000 0x400>;
|
||||||
|
|
||||||
|
usb_vbus0: regulators@100 {
|
||||||
|
compatible = "socionext,uniphier-ld20-usb3-regulator";
|
||||||
|
reg = <0x100 0x10>;
|
||||||
|
clock-names = "link";
|
||||||
|
clocks = <&sys_clk 14>;
|
||||||
|
reset-names = "link";
|
||||||
|
resets = <&sys_rst 14>;
|
||||||
|
};
|
||||||
|
};
|
||||||
|
|
|
@ -1,58 +0,0 @@
|
||||||
Socionext UniPhier Regulator Controller
|
|
||||||
|
|
||||||
This describes the devicetree bindings for regulator controller implemented
|
|
||||||
on Socionext UniPhier SoCs.
|
|
||||||
|
|
||||||
USB3 Controller
|
|
||||||
---------------
|
|
||||||
|
|
||||||
This regulator controls VBUS and belongs to USB3 glue layer. Before using
|
|
||||||
the regulator, it is necessary to control the clocks and resets to enable
|
|
||||||
this layer. These clocks and resets should be described in each property.
|
|
||||||
|
|
||||||
Required properties:
|
|
||||||
- compatible: Should be
|
|
||||||
"socionext,uniphier-pro4-usb3-regulator" - for Pro4 SoC
|
|
||||||
"socionext,uniphier-pro5-usb3-regulator" - for Pro5 SoC
|
|
||||||
"socionext,uniphier-pxs2-usb3-regulator" - for PXs2 SoC
|
|
||||||
"socionext,uniphier-ld20-usb3-regulator" - for LD20 SoC
|
|
||||||
"socionext,uniphier-pxs3-usb3-regulator" - for PXs3 SoC
|
|
||||||
- reg: Specifies offset and length of the register set for the device.
|
|
||||||
- clocks: A list of phandles to the clock gate for USB3 glue layer.
|
|
||||||
According to the clock-names, appropriate clocks are required.
|
|
||||||
- clock-names: Should contain
|
|
||||||
"gio", "link" - for Pro4 and Pro5 SoCs
|
|
||||||
"link" - for others
|
|
||||||
- resets: A list of phandles to the reset control for USB3 glue layer.
|
|
||||||
According to the reset-names, appropriate resets are required.
|
|
||||||
- reset-names: Should contain
|
|
||||||
"gio", "link" - for Pro4 and Pro5 SoCs
|
|
||||||
"link" - for others
|
|
||||||
|
|
||||||
See Documentation/devicetree/bindings/regulator/regulator.txt
|
|
||||||
for more details about the regulator properties.
|
|
||||||
|
|
||||||
Example:
|
|
||||||
|
|
||||||
usb-glue@65b00000 {
|
|
||||||
compatible = "socionext,uniphier-ld20-dwc3-glue",
|
|
||||||
"simple-mfd";
|
|
||||||
#address-cells = <1>;
|
|
||||||
#size-cells = <1>;
|
|
||||||
ranges = <0 0x65b00000 0x400>;
|
|
||||||
|
|
||||||
usb_vbus0: regulators@100 {
|
|
||||||
compatible = "socionext,uniphier-ld20-usb3-regulator";
|
|
||||||
reg = <0x100 0x10>;
|
|
||||||
clock-names = "link";
|
|
||||||
clocks = <&sys_clk 14>;
|
|
||||||
reset-names = "link";
|
|
||||||
resets = <&sys_rst 14>;
|
|
||||||
};
|
|
||||||
|
|
||||||
phy {
|
|
||||||
...
|
|
||||||
phy-supply = <&usb_vbus0>;
|
|
||||||
};
|
|
||||||
...
|
|
||||||
};
|
|
Loading…
Reference in a new issue