mirror of
https://git.kernel.org/pub/scm/linux/kernel/git/stable/linux.git
synced 2024-08-26 19:00:25 +00:00
[ALSA] ASoC TLV320AIC3X codec driver
This patch adds ALSA SoC support for TI TLV320AIC3X audio codecs. The features that are supported: o Capture/Playback/Bypass. o 16/20/24/32 bit audio. o 8k - 96k sample rates. o codec master only mode o DAPM. Signed-off-by: Vladimir Barinov <vbarinov@ru.mvista.com> Signed-off-by: Takashi Iwai <tiwai@suse.de> Signed-off-by: Jaroslav Kysela <perex@perex.cz>
This commit is contained in:
parent
3a749730af
commit
44d0a87995
4 changed files with 1461 additions and 0 deletions
|
@ -37,3 +37,6 @@ config SND_SOC_CS4270_VD33_ERRATA
|
|||
bool
|
||||
depends on SND_SOC_CS4270
|
||||
|
||||
config SND_SOC_TLV320AIC3X
|
||||
tristate
|
||||
depends on SND_SOC && I2C
|
||||
|
|
|
@ -4,6 +4,7 @@ snd-soc-wm8750-objs := wm8750.o
|
|||
snd-soc-wm8753-objs := wm8753.o
|
||||
snd-soc-wm9712-objs := wm9712.o
|
||||
snd-soc-cs4270-objs := cs4270.o
|
||||
snd-soc-tlv320aic3x-objs := tlv320aic3x.o
|
||||
|
||||
obj-$(CONFIG_SND_SOC_AC97_CODEC) += snd-soc-ac97.o
|
||||
obj-$(CONFIG_SND_SOC_WM8731) += snd-soc-wm8731.o
|
||||
|
@ -11,3 +12,4 @@ obj-$(CONFIG_SND_SOC_WM8750) += snd-soc-wm8750.o
|
|||
obj-$(CONFIG_SND_SOC_WM8753) += snd-soc-wm8753.o
|
||||
obj-$(CONFIG_SND_SOC_WM9712) += snd-soc-wm9712.o
|
||||
obj-$(CONFIG_SND_SOC_CS4270) += snd-soc-cs4270.o
|
||||
obj-$(CONFIG_SND_SOC_TLV320AIC3X) += snd-soc-tlv320aic3x.o
|
||||
|
|
1275
sound/soc/codecs/tlv320aic3x.c
Normal file
1275
sound/soc/codecs/tlv320aic3x.c
Normal file
File diff suppressed because it is too large
Load diff
181
sound/soc/codecs/tlv320aic3x.h
Normal file
181
sound/soc/codecs/tlv320aic3x.h
Normal file
|
@ -0,0 +1,181 @@
|
|||
/*
|
||||
* ALSA SoC TLV320AIC3X codec driver
|
||||
*
|
||||
* Author: Vladimir Barinov, <vbarinov@ru.mvista.com>
|
||||
* Copyright: (C) 2007 MontaVista Software, Inc., <source@mvista.com>
|
||||
*
|
||||
* This program is free software; you can redistribute it and/or modify
|
||||
* it under the terms of the GNU General Public License version 2 as
|
||||
* published by the Free Software Foundation.
|
||||
*/
|
||||
|
||||
#ifndef _AIC3X_H
|
||||
#define _AIC3X_H
|
||||
|
||||
/* AIC3X register space */
|
||||
#define AIC3X_CACHEREGNUM 103
|
||||
|
||||
/* Page select register */
|
||||
#define AIC3X_PAGE_SELECT 0
|
||||
/* Software reset register */
|
||||
#define AIC3X_RESET 1
|
||||
/* Codec Sample rate select register */
|
||||
#define AIC3X_SAMPLE_RATE_SEL_REG 2
|
||||
/* PLL progrramming register A */
|
||||
#define AIC3X_PLL_PROGA_REG 3
|
||||
/* PLL progrramming register B */
|
||||
#define AIC3X_PLL_PROGB_REG 4
|
||||
/* PLL progrramming register C */
|
||||
#define AIC3X_PLL_PROGC_REG 5
|
||||
/* PLL progrramming register D */
|
||||
#define AIC3X_PLL_PROGD_REG 6
|
||||
/* Codec datapath setup register */
|
||||
#define AIC3X_CODEC_DATAPATH_REG 7
|
||||
/* Audio serial data interface control register A */
|
||||
#define AIC3X_ASD_INTF_CTRLA 8
|
||||
/* Audio serial data interface control register B */
|
||||
#define AIC3X_ASD_INTF_CTRLB 9
|
||||
/* Audio overflow status and PLL R value programming register */
|
||||
#define AIC3X_OVRF_STATUS_AND_PLLR_REG 11
|
||||
|
||||
/* ADC PGA Gain control registers */
|
||||
#define LADC_VOL 15
|
||||
#define RADC_VOL 16
|
||||
/* MIC3 control registers */
|
||||
#define MIC3LR_2_LADC_CTRL 17
|
||||
#define MIC3LR_2_RADC_CTRL 18
|
||||
/* Line1 Input control registers */
|
||||
#define LINE1L_2_LADC_CTRL 19
|
||||
#define LINE1R_2_RADC_CTRL 22
|
||||
/* Line2 Input control registers */
|
||||
#define LINE2L_2_LADC_CTRL 20
|
||||
#define LINE2R_2_RADC_CTRL 23
|
||||
/* MICBIAS Control Register */
|
||||
#define MICBIAS_CTRL 25
|
||||
|
||||
/* AGC Control Registers A, B, C */
|
||||
#define LAGC_CTRL_A 26
|
||||
#define LAGC_CTRL_B 27
|
||||
#define LAGC_CTRL_C 28
|
||||
#define RAGC_CTRL_A 29
|
||||
#define RAGC_CTRL_B 30
|
||||
#define RAGC_CTRL_C 31
|
||||
|
||||
/* DAC Power and Left High Power Output control registers */
|
||||
#define DAC_PWR 37
|
||||
#define HPLCOM_CFG 37
|
||||
/* Right High Power Output control registers */
|
||||
#define HPRCOM_CFG 38
|
||||
/* DAC Output Switching control registers */
|
||||
#define DAC_LINE_MUX 41
|
||||
/* High Power Output Driver Pop Reduction registers */
|
||||
#define HPOUT_POP_REDUCTION 42
|
||||
/* DAC Digital control registers */
|
||||
#define LDAC_VOL 43
|
||||
#define RDAC_VOL 44
|
||||
/* High Power Output control registers */
|
||||
#define LINE2L_2_HPLOUT_VOL 45
|
||||
#define LINE2R_2_HPROUT_VOL 62
|
||||
#define PGAL_2_HPLOUT_VOL 46
|
||||
#define PGAR_2_HPROUT_VOL 63
|
||||
#define DACL1_2_HPLOUT_VOL 47
|
||||
#define DACR1_2_HPROUT_VOL 64
|
||||
#define HPLOUT_CTRL 51
|
||||
#define HPROUT_CTRL 65
|
||||
/* High Power COM control registers */
|
||||
#define LINE2L_2_HPLCOM_VOL 52
|
||||
#define LINE2R_2_HPRCOM_VOL 69
|
||||
#define PGAL_2_HPLCOM_VOL 53
|
||||
#define PGAR_2_HPRCOM_VOL 70
|
||||
#define DACL1_2_HPLCOM_VOL 54
|
||||
#define DACR1_2_HPRCOM_VOL 71
|
||||
#define HPLCOM_CTRL 58
|
||||
#define HPRCOM_CTRL 72
|
||||
/* Mono Line Output Plus/Minus control registers */
|
||||
#define LINE2L_2_MONOLOPM_VOL 73
|
||||
#define LINE2R_2_MONOLOPM_VOL 76
|
||||
#define PGAL_2_MONOLOPM_VOL 74
|
||||
#define PGAR_2_MONOLOPM_VOL 77
|
||||
#define DACL1_2_MONOLOPM_VOL 75
|
||||
#define DACR1_2_MONOLOPM_VOL 78
|
||||
#define MONOLOPM_CTRL 79
|
||||
/* Line Output Plus/Minus control registers */
|
||||
#define LINE2L_2_LLOPM_VOL 80
|
||||
#define LINE2R_2_RLOPM_VOL 90
|
||||
#define PGAL_2_LLOPM_VOL 81
|
||||
#define PGAR_2_RLOPM_VOL 91
|
||||
#define DACL1_2_LLOPM_VOL 82
|
||||
#define DACR1_2_RLOPM_VOL 92
|
||||
#define LLOPM_CTRL 86
|
||||
#define RLOPM_CTRL 93
|
||||
/* Clock generation control register */
|
||||
#define AIC3X_CLKGEN_CTRL_REG 102
|
||||
|
||||
/* Page select register bits */
|
||||
#define PAGE0_SELECT 0
|
||||
#define PAGE1_SELECT 1
|
||||
|
||||
/* Audio serial data interface control register A bits */
|
||||
#define BIT_CLK_MASTER 0x80
|
||||
#define WORD_CLK_MASTER 0x40
|
||||
|
||||
/* Codec Datapath setup register 7 */
|
||||
#define FSREF_44100 (1 << 7)
|
||||
#define FSREF_48000 (0 << 7)
|
||||
#define DUAL_RATE_MODE ((1 << 5) | (1 << 6))
|
||||
#define LDAC2LCH (0x1 << 3)
|
||||
#define RDAC2RCH (0x1 << 1)
|
||||
|
||||
/* PLL registers bitfields */
|
||||
#define PLLP_SHIFT 0
|
||||
#define PLLR_SHIFT 0
|
||||
#define PLLJ_SHIFT 2
|
||||
#define PLLD_MSB_SHIFT 0
|
||||
#define PLLD_LSB_SHIFT 2
|
||||
|
||||
/* Clock generation register bits */
|
||||
#define PLL_CLKIN_SHIFT 4
|
||||
#define MCLK_SOURCE 0x0
|
||||
#define PLL_CLKDIV_SHIFT 0
|
||||
|
||||
/* Software reset register bits */
|
||||
#define SOFT_RESET 0x80
|
||||
|
||||
/* PLL progrramming register A bits */
|
||||
#define PLL_ENABLE 0x80
|
||||
|
||||
/* Route bits */
|
||||
#define ROUTE_ON 0x80
|
||||
|
||||
/* Mute bits */
|
||||
#define UNMUTE 0x08
|
||||
#define MUTE_ON 0x80
|
||||
|
||||
/* Power bits */
|
||||
#define LADC_PWR_ON 0x04
|
||||
#define RADC_PWR_ON 0x04
|
||||
#define LDAC_PWR_ON 0x80
|
||||
#define RDAC_PWR_ON 0x40
|
||||
#define HPLOUT_PWR_ON 0x01
|
||||
#define HPROUT_PWR_ON 0x01
|
||||
#define HPLCOM_PWR_ON 0x01
|
||||
#define HPRCOM_PWR_ON 0x01
|
||||
#define MONOLOPM_PWR_ON 0x01
|
||||
#define LLOPM_PWR_ON 0x01
|
||||
#define RLOPM_PWR_ON 0x01
|
||||
|
||||
#define INVERT_VOL(val) (0x7f - val)
|
||||
|
||||
/* Default output volume (inverted) */
|
||||
#define DEFAULT_VOL INVERT_VOL(0x50)
|
||||
/* Default input volume */
|
||||
#define DEFAULT_GAIN 0x20
|
||||
|
||||
struct aic3x_setup_data {
|
||||
unsigned short i2c_address;
|
||||
};
|
||||
|
||||
extern struct snd_soc_codec_dai aic3x_dai;
|
||||
extern struct snd_soc_codec_device soc_codec_dev_aic3x;
|
||||
|
||||
#endif /* _AIC3X_H */
|
Loading…
Reference in a new issue