mirror of
https://git.kernel.org/pub/scm/linux/kernel/git/stable/linux.git
synced 2024-09-12 05:48:40 +00:00
cxl: Increase timeout for detection of AFU mmio hang
PSL designers recommend a larger value for the mmio hang pulse, 256 us instead of 1 us. The CAIA architecture states that it needs to be smaller than 1/2 of the RTOS timeout set in the PHB for outbound non-posted transactions, which is still (easily) the case here. Signed-off-by: Frederic Barrat <fbarrat@linux.vnet.ibm.com> Acked-by: Ian Munsie <imunsie@au1.ibm.com> Tested-by: Frank Haverkamp <haver@linux.vnet.ibm.com> Tested-by: Manoj Kumar <manoj@linux.vnet.ibm.com> Signed-off-by: Michael Ellerman <mpe@ellerman.id.au>
This commit is contained in:
parent
e009a7e858
commit
4aec6ec0da
1 changed files with 3 additions and 1 deletions
|
@ -375,8 +375,10 @@ static int init_implementation_adapter_regs(struct cxl *adapter, struct pci_dev
|
|||
return -ENODEV;
|
||||
}
|
||||
|
||||
psl_dsnctl = 0x0000900000000000ULL; /* pteupd ttype, scdone */
|
||||
psl_dsnctl |= (0x2ULL << (63-38)); /* MMIO hang pulse: 256 us */
|
||||
/* Tell PSL where to route data to */
|
||||
psl_dsnctl = 0x0000900002000000ULL | (chipid << (63-5));
|
||||
psl_dsnctl |= (chipid << (63-5));
|
||||
psl_dsnctl |= (capp_unit_id << (63-13));
|
||||
|
||||
cxl_p1_write(adapter, CXL_PSL_DSNDCTL, psl_dsnctl);
|
||||
|
|
Loading…
Reference in a new issue