mirror of
https://git.kernel.org/pub/scm/linux/kernel/git/stable/linux.git
synced 2024-09-27 12:57:53 +00:00
ARM: dts: mvebu: Add device tree for RD-AC3X-48G4X2XL board
Add device tree for RD-AC3X-48G4X2XL board. This has a Armada 382 SoC on a interposer board connected to a baseboard with a Prestera AC3X ASIC connected via PCI. Signed-off-by: Aryan Srivastava <aryan.srivastava@alliedtelesis.co.nz> Reviewed-by: Chris Packham <chris.packham@alliedtelesis.co.nz> Reviewed-by: Andrew Lunn <andrew@lunn.ch> Signed-off-by: Gregory CLEMENT <gregory.clement@bootlin.com>
This commit is contained in:
parent
98ac141b96
commit
51b632c713
2 changed files with 113 additions and 0 deletions
|
@ -1319,6 +1319,7 @@ dtb-$(CONFIG_MACH_ARMADA_370) += \
|
|||
dtb-$(CONFIG_MACH_ARMADA_375) += \
|
||||
armada-375-db.dtb
|
||||
dtb-$(CONFIG_MACH_ARMADA_38X) += \
|
||||
armada-382-rd-ac3x-48g4x2xl.dtb \
|
||||
armada-385-clearfog-gtr-s4.dtb \
|
||||
armada-385-clearfog-gtr-l8.dtb \
|
||||
armada-385-db-88f6820-amc.dtb \
|
||||
|
|
112
arch/arm/boot/dts/armada-382-rd-ac3x-48g4x2xl.dts
Normal file
112
arch/arm/boot/dts/armada-382-rd-ac3x-48g4x2xl.dts
Normal file
|
@ -0,0 +1,112 @@
|
|||
// SPDX-License-Identifier: (GPL-2.0 OR MIT)
|
||||
/*
|
||||
* Device Tree file for Marvell Armada 382 reference board
|
||||
* (RD-AC3X-48G4X2XL)
|
||||
*
|
||||
* Copyright (C) 2020 Allied Telesis Labs
|
||||
*/
|
||||
|
||||
/dts-v1/;
|
||||
#include "armada-385.dtsi"
|
||||
|
||||
#include <dt-bindings/gpio/gpio.h>
|
||||
|
||||
/ {
|
||||
model = "Marvell Armada 382 RD-AC3X";
|
||||
compatible = "marvell,rd-ac3x-48g4x2xl", "marvell,rd-ac3x",
|
||||
"marvell,armada385", "marvell,armada380";
|
||||
|
||||
chosen {
|
||||
stdout-path = "serial0:115200n8";
|
||||
};
|
||||
|
||||
aliases {
|
||||
ethernet0 = ð1;
|
||||
};
|
||||
|
||||
memory {
|
||||
device_type = "memory";
|
||||
reg = <0x00000000 0x20000000>; /* 512MB */
|
||||
};
|
||||
|
||||
soc {
|
||||
ranges = <MBUS_ID(0xf0, 0x01) 0 0xf1000000 0x100000
|
||||
MBUS_ID(0x01, 0x1d) 0 0xfff00000 0x100000>;
|
||||
};
|
||||
};
|
||||
|
||||
&i2c0 {
|
||||
pinctrl-names = "default";
|
||||
pinctrl-0 = <&i2c0_pins>;
|
||||
status = "okay";
|
||||
|
||||
eeprom@53{
|
||||
compatible = "atmel,24c64";
|
||||
reg = <0x53>;
|
||||
};
|
||||
|
||||
/* CPLD device present at 0x3c. Function unknown */
|
||||
};
|
||||
|
||||
&uart0 {
|
||||
pinctrl-names = "default";
|
||||
pinctrl-0 = <&uart0_pins>;
|
||||
status = "okay";
|
||||
};
|
||||
|
||||
ð1 {
|
||||
status = "okay";
|
||||
phy = <&phy0>;
|
||||
phy-mode = "rgmii-id";
|
||||
};
|
||||
|
||||
&mdio {
|
||||
pinctrl-names = "default";
|
||||
pinctrl-0 = <&mdio_pins>;
|
||||
|
||||
phy0: ethernet-phy@0 {
|
||||
reg = <0>;
|
||||
};
|
||||
};
|
||||
|
||||
&pciec {
|
||||
status = "okay";
|
||||
};
|
||||
|
||||
&pcie1 {
|
||||
/* Port 0, Lane 0 */
|
||||
status = "okay";
|
||||
};
|
||||
|
||||
&nand_controller {
|
||||
status = "okay";
|
||||
|
||||
nand@0 {
|
||||
reg = <0>;
|
||||
label = "pxa3xx_nand-0";
|
||||
nand-rb = <0>;
|
||||
nand-on-flash-bbt;
|
||||
|
||||
partitions {
|
||||
compatible = "fixed-partitions";
|
||||
#address-cells = <1>;
|
||||
#size-cells = <1>;
|
||||
partition@0 {
|
||||
reg = <0x00000000 0x00500000>;
|
||||
label = "u-boot";
|
||||
};
|
||||
partition@500000{
|
||||
reg = <0x00500000 0x00400000>;
|
||||
label = "u-boot env";
|
||||
};
|
||||
partition@900000{
|
||||
reg = <0x00900000 0x3F700000>;
|
||||
label = "user";
|
||||
};
|
||||
};
|
||||
};
|
||||
};
|
||||
|
||||
&refclk {
|
||||
clock-frequency = <200000000>;
|
||||
};
|
Loading…
Reference in a new issue