mirror of
https://git.kernel.org/pub/scm/linux/kernel/git/stable/linux.git
synced 2024-08-25 02:09:42 +00:00
arm64: dts: imx8: correct clock order
[ Upstream commit06acb824d7
] Per bindings/mmc/fsl-imx-esdhc.yaml, the clock order is ipg, ahb, per, otherwise warning: " mmc@5b020000: clock-names:1: 'ahb' was expected mmc@5b020000: clock-names:2: 'per' was expected " Fixes:16c4ea7501
("arm64: dts: imx8: switch to new lpcg clock binding") Signed-off-by: Peng Fan <peng.fan@nxp.com> Signed-off-by: Shawn Guo <shawnguo@kernel.org> Signed-off-by: Sasha Levin <sashal@kernel.org>
This commit is contained in:
parent
dde5b17c1e
commit
52ab73001d
1 changed files with 9 additions and 9 deletions
|
@ -38,9 +38,9 @@ usdhc1: mmc@5b010000 {
|
||||||
interrupts = <GIC_SPI 232 IRQ_TYPE_LEVEL_HIGH>;
|
interrupts = <GIC_SPI 232 IRQ_TYPE_LEVEL_HIGH>;
|
||||||
reg = <0x5b010000 0x10000>;
|
reg = <0x5b010000 0x10000>;
|
||||||
clocks = <&sdhc0_lpcg IMX_LPCG_CLK_4>,
|
clocks = <&sdhc0_lpcg IMX_LPCG_CLK_4>,
|
||||||
<&sdhc0_lpcg IMX_LPCG_CLK_5>,
|
<&sdhc0_lpcg IMX_LPCG_CLK_0>,
|
||||||
<&sdhc0_lpcg IMX_LPCG_CLK_0>;
|
<&sdhc0_lpcg IMX_LPCG_CLK_5>;
|
||||||
clock-names = "ipg", "per", "ahb";
|
clock-names = "ipg", "ahb", "per";
|
||||||
power-domains = <&pd IMX_SC_R_SDHC_0>;
|
power-domains = <&pd IMX_SC_R_SDHC_0>;
|
||||||
status = "disabled";
|
status = "disabled";
|
||||||
};
|
};
|
||||||
|
@ -49,9 +49,9 @@ usdhc2: mmc@5b020000 {
|
||||||
interrupts = <GIC_SPI 233 IRQ_TYPE_LEVEL_HIGH>;
|
interrupts = <GIC_SPI 233 IRQ_TYPE_LEVEL_HIGH>;
|
||||||
reg = <0x5b020000 0x10000>;
|
reg = <0x5b020000 0x10000>;
|
||||||
clocks = <&sdhc1_lpcg IMX_LPCG_CLK_4>,
|
clocks = <&sdhc1_lpcg IMX_LPCG_CLK_4>,
|
||||||
<&sdhc1_lpcg IMX_LPCG_CLK_5>,
|
<&sdhc1_lpcg IMX_LPCG_CLK_0>,
|
||||||
<&sdhc1_lpcg IMX_LPCG_CLK_0>;
|
<&sdhc1_lpcg IMX_LPCG_CLK_5>;
|
||||||
clock-names = "ipg", "per", "ahb";
|
clock-names = "ipg", "ahb", "per";
|
||||||
power-domains = <&pd IMX_SC_R_SDHC_1>;
|
power-domains = <&pd IMX_SC_R_SDHC_1>;
|
||||||
fsl,tuning-start-tap = <20>;
|
fsl,tuning-start-tap = <20>;
|
||||||
fsl,tuning-step = <2>;
|
fsl,tuning-step = <2>;
|
||||||
|
@ -62,9 +62,9 @@ usdhc3: mmc@5b030000 {
|
||||||
interrupts = <GIC_SPI 234 IRQ_TYPE_LEVEL_HIGH>;
|
interrupts = <GIC_SPI 234 IRQ_TYPE_LEVEL_HIGH>;
|
||||||
reg = <0x5b030000 0x10000>;
|
reg = <0x5b030000 0x10000>;
|
||||||
clocks = <&sdhc2_lpcg IMX_LPCG_CLK_4>,
|
clocks = <&sdhc2_lpcg IMX_LPCG_CLK_4>,
|
||||||
<&sdhc2_lpcg IMX_LPCG_CLK_5>,
|
<&sdhc2_lpcg IMX_LPCG_CLK_0>,
|
||||||
<&sdhc2_lpcg IMX_LPCG_CLK_0>;
|
<&sdhc2_lpcg IMX_LPCG_CLK_5>;
|
||||||
clock-names = "ipg", "per", "ahb";
|
clock-names = "ipg", "ahb", "per";
|
||||||
power-domains = <&pd IMX_SC_R_SDHC_2>;
|
power-domains = <&pd IMX_SC_R_SDHC_2>;
|
||||||
status = "disabled";
|
status = "disabled";
|
||||||
};
|
};
|
||||||
|
|
Loading…
Reference in a new issue