mirror of
https://git.kernel.org/pub/scm/linux/kernel/git/stable/linux.git
synced 2024-10-05 08:26:59 +00:00
spi: Convert UniPhier SPI controller to json-schema
Convert UniPhier SPI controller binding to DT schema format. Signed-off-by: Kunihiko Hayashi <hayashi.kunihiko@socionext.com> Reviewed-by: Rob Herring <robh@kernel.org> Link: https://lore.kernel.org/r/1587720562-15293-1-git-send-email-hayashi.kunihiko@socionext.com Signed-off-by: Mark Brown <broonie@kernel.org>
This commit is contained in:
parent
4dd227a55a
commit
5483ef03e0
2 changed files with 57 additions and 28 deletions
|
@ -0,0 +1,57 @@
|
||||||
|
# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
|
||||||
|
%YAML 1.2
|
||||||
|
---
|
||||||
|
$id: http://devicetree.org/schemas/spi/socionext,uniphier-spi.yaml#
|
||||||
|
$schema: http://devicetree.org/meta-schemas/core.yaml#
|
||||||
|
|
||||||
|
title: Socionext UniPhier SPI controller
|
||||||
|
|
||||||
|
description: |
|
||||||
|
UniPhier SoCs have SCSSI which supports SPI single channel.
|
||||||
|
|
||||||
|
maintainers:
|
||||||
|
- Kunihiko Hayashi <hayashi.kunihiko@socionext.com>
|
||||||
|
- Keiji Hayashibara <hayashibara.keiji@socionext.com>
|
||||||
|
|
||||||
|
allOf:
|
||||||
|
- $ref: spi-controller.yaml#
|
||||||
|
|
||||||
|
properties:
|
||||||
|
"#address-cells": true
|
||||||
|
"#size-cells": true
|
||||||
|
|
||||||
|
compatible:
|
||||||
|
const: socionext,uniphier-scssi
|
||||||
|
|
||||||
|
reg:
|
||||||
|
maxItems: 1
|
||||||
|
|
||||||
|
interrupts:
|
||||||
|
maxItems: 1
|
||||||
|
|
||||||
|
clocks:
|
||||||
|
maxItems: 1
|
||||||
|
|
||||||
|
resets:
|
||||||
|
maxItems: 1
|
||||||
|
|
||||||
|
required:
|
||||||
|
- compatible
|
||||||
|
- reg
|
||||||
|
- interrupts
|
||||||
|
- clocks
|
||||||
|
- resets
|
||||||
|
- "#address-cells"
|
||||||
|
- "#size-cells"
|
||||||
|
|
||||||
|
examples:
|
||||||
|
- |
|
||||||
|
spi0: spi@54006000 {
|
||||||
|
compatible = "socionext,uniphier-scssi";
|
||||||
|
reg = <0x54006000 0x100>;
|
||||||
|
#address-cells = <1>;
|
||||||
|
#size-cells = <0>;
|
||||||
|
interrupts = <0 39 4>;
|
||||||
|
clocks = <&peri_clk 11>;
|
||||||
|
resets = <&peri_rst 11>;
|
||||||
|
};
|
|
@ -1,28 +0,0 @@
|
||||||
Socionext UniPhier SPI controller driver
|
|
||||||
|
|
||||||
UniPhier SoCs have SCSSI which supports SPI single channel.
|
|
||||||
|
|
||||||
Required properties:
|
|
||||||
- compatible: should be "socionext,uniphier-scssi"
|
|
||||||
- reg: address and length of the spi master registers
|
|
||||||
- #address-cells: must be <1>, see spi-bus.txt
|
|
||||||
- #size-cells: must be <0>, see spi-bus.txt
|
|
||||||
- interrupts: a single interrupt specifier
|
|
||||||
- pinctrl-names: should be "default"
|
|
||||||
- pinctrl-0: pin control state for the default mode
|
|
||||||
- clocks: a phandle to the clock for the device
|
|
||||||
- resets: a phandle to the reset control for the device
|
|
||||||
|
|
||||||
Example:
|
|
||||||
|
|
||||||
spi0: spi@54006000 {
|
|
||||||
compatible = "socionext,uniphier-scssi";
|
|
||||||
reg = <0x54006000 0x100>;
|
|
||||||
#address-cells = <1>;
|
|
||||||
#size-cells = <0>;
|
|
||||||
interrupts = <0 39 4>;
|
|
||||||
pinctrl-names = "default";
|
|
||||||
pinctrl-0 = <&pinctrl_spi0>;
|
|
||||||
clocks = <&peri_clk 11>;
|
|
||||||
resets = <&peri_rst 11>;
|
|
||||||
};
|
|
Loading…
Reference in a new issue