mirror of
https://git.kernel.org/pub/scm/linux/kernel/git/stable/linux.git
synced 2024-10-29 23:53:32 +00:00
staging: vt6655: Fixes the checkpatch.pl warning
warning fixed: WARNING: line over 80 characters The function call containing several variables is broken to make it fit in 80 characters. Signed-off-by: Himani Agrawal <himani93@gmail.com> Signed-off-by: Greg Kroah-Hartman <gregkh@linuxfoundation.org>
This commit is contained in:
parent
d0edf4bcfa
commit
5b4ac54fd5
1 changed files with 35 additions and 13 deletions
|
@ -2021,14 +2021,20 @@ bool BBbVT3253Init(struct vnt_private *priv)
|
||||||
if (byRFType == RF_RFMD2959) {
|
if (byRFType == RF_RFMD2959) {
|
||||||
if (byLocalID <= REV_ID_VT3253_A1) {
|
if (byLocalID <= REV_ID_VT3253_A1) {
|
||||||
for (ii = 0; ii < CB_VT3253_INIT_FOR_RFMD; ii++)
|
for (ii = 0; ii < CB_VT3253_INIT_FOR_RFMD; ii++)
|
||||||
bResult &= BBbWriteEmbedded(priv, byVT3253InitTab_RFMD[ii][0], byVT3253InitTab_RFMD[ii][1]);
|
bResult &= BBbWriteEmbedded(priv,
|
||||||
|
byVT3253InitTab_RFMD[ii][0],
|
||||||
|
byVT3253InitTab_RFMD[ii][1]);
|
||||||
|
|
||||||
} else {
|
} else {
|
||||||
for (ii = 0; ii < CB_VT3253B0_INIT_FOR_RFMD; ii++)
|
for (ii = 0; ii < CB_VT3253B0_INIT_FOR_RFMD; ii++)
|
||||||
bResult &= BBbWriteEmbedded(priv, byVT3253B0_RFMD[ii][0], byVT3253B0_RFMD[ii][1]);
|
bResult &= BBbWriteEmbedded(priv,
|
||||||
|
byVT3253B0_RFMD[ii][0],
|
||||||
|
byVT3253B0_RFMD[ii][1]);
|
||||||
|
|
||||||
for (ii = 0; ii < CB_VT3253B0_AGC_FOR_RFMD2959; ii++)
|
for (ii = 0; ii < CB_VT3253B0_AGC_FOR_RFMD2959; ii++)
|
||||||
bResult &= BBbWriteEmbedded(priv, byVT3253B0_AGC4_RFMD2959[ii][0], byVT3253B0_AGC4_RFMD2959[ii][1]);
|
bResult &= BBbWriteEmbedded(priv,
|
||||||
|
byVT3253B0_AGC4_RFMD2959[ii][0],
|
||||||
|
byVT3253B0_AGC4_RFMD2959[ii][1]);
|
||||||
|
|
||||||
VNSvOutPortD(dwIoBase + MAC_REG_ITRTMSET, 0x23);
|
VNSvOutPortD(dwIoBase + MAC_REG_ITRTMSET, 0x23);
|
||||||
MACvRegBitsOn(dwIoBase, MAC_REG_PAPEDELAY, BIT(0));
|
MACvRegBitsOn(dwIoBase, MAC_REG_PAPEDELAY, BIT(0));
|
||||||
|
@ -2043,10 +2049,13 @@ bool BBbVT3253Init(struct vnt_private *priv)
|
||||||
priv->ldBmThreshold[3] = 0;
|
priv->ldBmThreshold[3] = 0;
|
||||||
} else if ((byRFType == RF_AIROHA) || (byRFType == RF_AL2230S)) {
|
} else if ((byRFType == RF_AIROHA) || (byRFType == RF_AL2230S)) {
|
||||||
for (ii = 0; ii < CB_VT3253B0_INIT_FOR_AIROHA2230; ii++)
|
for (ii = 0; ii < CB_VT3253B0_INIT_FOR_AIROHA2230; ii++)
|
||||||
bResult &= BBbWriteEmbedded(priv, byVT3253B0_AIROHA2230[ii][0], byVT3253B0_AIROHA2230[ii][1]);
|
bResult &= BBbWriteEmbedded(priv,
|
||||||
|
byVT3253B0_AIROHA2230[ii][0],
|
||||||
|
byVT3253B0_AIROHA2230[ii][1]);
|
||||||
|
|
||||||
for (ii = 0; ii < CB_VT3253B0_AGC; ii++)
|
for (ii = 0; ii < CB_VT3253B0_AGC; ii++)
|
||||||
bResult &= BBbWriteEmbedded(priv, byVT3253B0_AGC[ii][0], byVT3253B0_AGC[ii][1]);
|
bResult &= BBbWriteEmbedded(priv,
|
||||||
|
byVT3253B0_AGC[ii][0], byVT3253B0_AGC[ii][1]);
|
||||||
|
|
||||||
priv->abyBBVGA[0] = 0x1C;
|
priv->abyBBVGA[0] = 0x1C;
|
||||||
priv->abyBBVGA[1] = 0x10;
|
priv->abyBBVGA[1] = 0x10;
|
||||||
|
@ -2058,10 +2067,14 @@ bool BBbVT3253Init(struct vnt_private *priv)
|
||||||
priv->ldBmThreshold[3] = 0;
|
priv->ldBmThreshold[3] = 0;
|
||||||
} else if (byRFType == RF_UW2451) {
|
} else if (byRFType == RF_UW2451) {
|
||||||
for (ii = 0; ii < CB_VT3253B0_INIT_FOR_UW2451; ii++)
|
for (ii = 0; ii < CB_VT3253B0_INIT_FOR_UW2451; ii++)
|
||||||
bResult &= BBbWriteEmbedded(priv, byVT3253B0_UW2451[ii][0], byVT3253B0_UW2451[ii][1]);
|
bResult &= BBbWriteEmbedded(priv,
|
||||||
|
byVT3253B0_UW2451[ii][0],
|
||||||
|
byVT3253B0_UW2451[ii][1]);
|
||||||
|
|
||||||
for (ii = 0; ii < CB_VT3253B0_AGC; ii++)
|
for (ii = 0; ii < CB_VT3253B0_AGC; ii++)
|
||||||
bResult &= BBbWriteEmbedded(priv, byVT3253B0_AGC[ii][0], byVT3253B0_AGC[ii][1]);
|
bResult &= BBbWriteEmbedded(priv,
|
||||||
|
byVT3253B0_AGC[ii][0],
|
||||||
|
byVT3253B0_AGC[ii][1]);
|
||||||
|
|
||||||
VNSvOutPortB(dwIoBase + MAC_REG_ITRTMSET, 0x23);
|
VNSvOutPortB(dwIoBase + MAC_REG_ITRTMSET, 0x23);
|
||||||
MACvRegBitsOn(dwIoBase, MAC_REG_PAPEDELAY, BIT(0));
|
MACvRegBitsOn(dwIoBase, MAC_REG_PAPEDELAY, BIT(0));
|
||||||
|
@ -2076,7 +2089,9 @@ bool BBbVT3253Init(struct vnt_private *priv)
|
||||||
priv->ldBmThreshold[3] = 0;
|
priv->ldBmThreshold[3] = 0;
|
||||||
} else if (byRFType == RF_UW2452) {
|
} else if (byRFType == RF_UW2452) {
|
||||||
for (ii = 0; ii < CB_VT3253B0_INIT_FOR_UW2451; ii++)
|
for (ii = 0; ii < CB_VT3253B0_INIT_FOR_UW2451; ii++)
|
||||||
bResult &= BBbWriteEmbedded(priv, byVT3253B0_UW2451[ii][0], byVT3253B0_UW2451[ii][1]);
|
bResult &= BBbWriteEmbedded(priv,
|
||||||
|
byVT3253B0_UW2451[ii][0],
|
||||||
|
byVT3253B0_UW2451[ii][1]);
|
||||||
|
|
||||||
/* Init ANT B select,TX Config CR09 = 0x61->0x45, 0x45->0x41(VC1/VC2 define, make the ANT_A, ANT_B inverted) */
|
/* Init ANT B select,TX Config CR09 = 0x61->0x45, 0x45->0x41(VC1/VC2 define, make the ANT_A, ANT_B inverted) */
|
||||||
/*bResult &= BBbWriteEmbedded(dwIoBase,0x09,0x41);*/
|
/*bResult &= BBbWriteEmbedded(dwIoBase,0x09,0x41);*/
|
||||||
|
@ -2097,7 +2112,8 @@ bool BBbVT3253Init(struct vnt_private *priv)
|
||||||
bResult &= BBbWriteEmbedded(priv, 0xb0, 0x58);
|
bResult &= BBbWriteEmbedded(priv, 0xb0, 0x58);
|
||||||
|
|
||||||
for (ii = 0; ii < CB_VT3253B0_AGC; ii++)
|
for (ii = 0; ii < CB_VT3253B0_AGC; ii++)
|
||||||
bResult &= BBbWriteEmbedded(priv, byVT3253B0_AGC[ii][0], byVT3253B0_AGC[ii][1]);
|
bResult &= BBbWriteEmbedded(priv,
|
||||||
|
byVT3253B0_AGC[ii][0], byVT3253B0_AGC[ii][1]);
|
||||||
|
|
||||||
priv->abyBBVGA[0] = 0x14;
|
priv->abyBBVGA[0] = 0x14;
|
||||||
priv->abyBBVGA[1] = 0x0A;
|
priv->abyBBVGA[1] = 0x0A;
|
||||||
|
@ -2111,10 +2127,13 @@ bool BBbVT3253Init(struct vnt_private *priv)
|
||||||
|
|
||||||
} else if (byRFType == RF_VT3226) {
|
} else if (byRFType == RF_VT3226) {
|
||||||
for (ii = 0; ii < CB_VT3253B0_INIT_FOR_AIROHA2230; ii++)
|
for (ii = 0; ii < CB_VT3253B0_INIT_FOR_AIROHA2230; ii++)
|
||||||
bResult &= BBbWriteEmbedded(priv, byVT3253B0_AIROHA2230[ii][0], byVT3253B0_AIROHA2230[ii][1]);
|
bResult &= BBbWriteEmbedded(priv,
|
||||||
|
byVT3253B0_AIROHA2230[ii][0],
|
||||||
|
byVT3253B0_AIROHA2230[ii][1]);
|
||||||
|
|
||||||
for (ii = 0; ii < CB_VT3253B0_AGC; ii++)
|
for (ii = 0; ii < CB_VT3253B0_AGC; ii++)
|
||||||
bResult &= BBbWriteEmbedded(priv, byVT3253B0_AGC[ii][0], byVT3253B0_AGC[ii][1]);
|
bResult &= BBbWriteEmbedded(priv,
|
||||||
|
byVT3253B0_AGC[ii][0], byVT3253B0_AGC[ii][1]);
|
||||||
|
|
||||||
priv->abyBBVGA[0] = 0x1C;
|
priv->abyBBVGA[0] = 0x1C;
|
||||||
priv->abyBBVGA[1] = 0x10;
|
priv->abyBBVGA[1] = 0x10;
|
||||||
|
@ -2129,7 +2148,9 @@ bool BBbVT3253Init(struct vnt_private *priv)
|
||||||
/* {{ RobertYu: 20050104 */
|
/* {{ RobertYu: 20050104 */
|
||||||
} else if (byRFType == RF_AIROHA7230) {
|
} else if (byRFType == RF_AIROHA7230) {
|
||||||
for (ii = 0; ii < CB_VT3253B0_INIT_FOR_AIROHA2230; ii++)
|
for (ii = 0; ii < CB_VT3253B0_INIT_FOR_AIROHA2230; ii++)
|
||||||
bResult &= BBbWriteEmbedded(priv, byVT3253B0_AIROHA2230[ii][0], byVT3253B0_AIROHA2230[ii][1]);
|
bResult &= BBbWriteEmbedded(priv,
|
||||||
|
byVT3253B0_AIROHA2230[ii][0],
|
||||||
|
byVT3253B0_AIROHA2230[ii][1]);
|
||||||
|
|
||||||
|
|
||||||
/* {{ RobertYu:20050223, request by JerryChung */
|
/* {{ RobertYu:20050223, request by JerryChung */
|
||||||
|
@ -2142,7 +2163,8 @@ bool BBbVT3253Init(struct vnt_private *priv)
|
||||||
/* }} */
|
/* }} */
|
||||||
|
|
||||||
for (ii = 0; ii < CB_VT3253B0_AGC; ii++)
|
for (ii = 0; ii < CB_VT3253B0_AGC; ii++)
|
||||||
bResult &= BBbWriteEmbedded(priv, byVT3253B0_AGC[ii][0], byVT3253B0_AGC[ii][1]);
|
bResult &= BBbWriteEmbedded(priv,
|
||||||
|
byVT3253B0_AGC[ii][0], byVT3253B0_AGC[ii][1]);
|
||||||
|
|
||||||
priv->abyBBVGA[0] = 0x1C;
|
priv->abyBBVGA[0] = 0x1C;
|
||||||
priv->abyBBVGA[1] = 0x10;
|
priv->abyBBVGA[1] = 0x10;
|
||||||
|
|
Loading…
Reference in a new issue