mirror of
https://git.kernel.org/pub/scm/linux/kernel/git/stable/linux.git
synced 2024-09-29 05:44:11 +00:00
perf vendor events intel: Update icelakex to 1.21
Updates were released in:
78d47cbbae
Adds the events ICACHE_DATA.STALLS, ICACHE_TAG.STALLS and
DECODE.LCP. Descriptions are also updated.
Signed-off-by: Ian Rogers <irogers@google.com>
Cc: Mark Rutland <mark.rutland@arm.com>
Cc: Eduard Zingerman <eddyz87@gmail.com>
Cc: Sohom Datta <sohomdatta1@gmail.com>
Cc: Peter Zijlstra <peterz@infradead.org>
Cc: Adrian Hunter <adrian.hunter@intel.com>
Cc: Caleb Biggers <caleb.biggers@intel.com>
Cc: Edward Baker <edward.baker@intel.com>
Cc: Perry Taylor <perry.taylor@intel.com>
Cc: Samantha Alt <samantha.alt@intel.com>
Cc: Weilin Wang <weilin.wang@intel.com>
Cc: Arnaldo Carvalho de Melo <acme@kernel.org>
Cc: Andrii Nakryiko <andrii@kernel.org>
Cc: Jiri Olsa <jolsa@kernel.org>
Cc: Jing Zhang <renyu.zj@linux.alibaba.com>
Cc: Kajol Jain <kjain@linux.ibm.com>
Cc: Alexander Shishkin <alexander.shishkin@linux.intel.com>
Cc: Kan Liang <kan.liang@linux.intel.com>
Cc: Zhengjun Xing <zhengjun.xing@linux.intel.com>
Cc: John Garry <john.g.garry@oracle.com>
Cc: Ingo Molnar <mingo@redhat.com>
Link: https://lore.kernel.org/r/20230623151016.4193660-9-irogers@google.com
Signed-off-by: Namhyung Kim <namhyung@kernel.org>
This commit is contained in:
Ian Rogers
Namhyung Kim
parent
d1363b9454
commit
663655c91c
4 changed files with 32 additions and 8 deletions
|
|
@ -7,6 +7,14 @@
|
|||
"SampleAfterValue": "100003",
|
||||
"UMask": "0x1"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Stalls caused by changing prefix length of the instruction. [This event is alias to ILD_STALL.LCP]",
|
||||
"EventCode": "0x87",
|
||||
"EventName": "DECODE.LCP",
|
||||
"PublicDescription": "Counts cycles that the Instruction Length decoder (ILD) stalls occurred due to dynamically changing prefix length of the decoded instruction (by operand size prefix instruction 0x66, address size prefix instruction 0x67 or REX.W for Intel64). Count is proportional to the number of prefixes in a 16B-line. This may result in a three-cycle penalty for each LCP (Length changing prefix) in a 16-byte chunk. [This event is alias to ILD_STALL.LCP]",
|
||||
"SampleAfterValue": "500009",
|
||||
"UMask": "0x1"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Decode Stream Buffer (DSB)-to-MITE transitions count.",
|
||||
"CounterMask": "1",
|
||||
|
|
@ -213,10 +221,10 @@
|
|||
"UMask": "0x1"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Cycles where a code fetch is stalled due to L1 instruction cache miss.",
|
||||
"BriefDescription": "Cycles where a code fetch is stalled due to L1 instruction cache miss. [This event is alias to ICACHE_DATA.STALLS]",
|
||||
"EventCode": "0x80",
|
||||
"EventName": "ICACHE_16B.IFDATA_STALL",
|
||||
"PublicDescription": "Counts cycles where a code line fetch is stalled due to an L1 instruction cache miss. The legacy decode pipeline works at a 16 Byte granularity.",
|
||||
"PublicDescription": "Counts cycles where a code line fetch is stalled due to an L1 instruction cache miss. The legacy decode pipeline works at a 16 Byte granularity. [This event is alias to ICACHE_DATA.STALLS]",
|
||||
"SampleAfterValue": "500009",
|
||||
"UMask": "0x4"
|
||||
},
|
||||
|
|
@ -237,10 +245,26 @@
|
|||
"UMask": "0x2"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Cycles where a code fetch is stalled due to L1 instruction cache tag miss.",
|
||||
"BriefDescription": "Cycles where a code fetch is stalled due to L1 instruction cache tag miss. [This event is alias to ICACHE_TAG.STALLS]",
|
||||
"EventCode": "0x83",
|
||||
"EventName": "ICACHE_64B.IFTAG_STALL",
|
||||
"PublicDescription": "Counts cycles where a code fetch is stalled due to L1 instruction cache tag miss.",
|
||||
"PublicDescription": "Counts cycles where a code fetch is stalled due to L1 instruction cache tag miss. [This event is alias to ICACHE_TAG.STALLS]",
|
||||
"SampleAfterValue": "200003",
|
||||
"UMask": "0x4"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Cycles where a code fetch is stalled due to L1 instruction cache miss. [This event is alias to ICACHE_16B.IFDATA_STALL]",
|
||||
"EventCode": "0x80",
|
||||
"EventName": "ICACHE_DATA.STALLS",
|
||||
"PublicDescription": "Counts cycles where a code line fetch is stalled due to an L1 instruction cache miss. The legacy decode pipeline works at a 16 Byte granularity. [This event is alias to ICACHE_16B.IFDATA_STALL]",
|
||||
"SampleAfterValue": "500009",
|
||||
"UMask": "0x4"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Cycles where a code fetch is stalled due to L1 instruction cache tag miss. [This event is alias to ICACHE_64B.IFTAG_STALL]",
|
||||
"EventCode": "0x83",
|
||||
"EventName": "ICACHE_TAG.STALLS",
|
||||
"PublicDescription": "Counts cycles where a code fetch is stalled due to L1 instruction cache tag miss. [This event is alias to ICACHE_64B.IFTAG_STALL]",
|
||||
"SampleAfterValue": "200003",
|
||||
"UMask": "0x4"
|
||||
},
|
||||
|
|
|
|||
|
|
@ -318,10 +318,10 @@
|
|||
"UMask": "0x40"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Stalls caused by changing prefix length of the instruction.",
|
||||
"BriefDescription": "Stalls caused by changing prefix length of the instruction. [This event is alias to DECODE.LCP]",
|
||||
"EventCode": "0x87",
|
||||
"EventName": "ILD_STALL.LCP",
|
||||
"PublicDescription": "Counts cycles that the Instruction Length decoder (ILD) stalls occurred due to dynamically changing prefix length of the decoded instruction (by operand size prefix instruction 0x66, address size prefix instruction 0x67 or REX.W for Intel64). Count is proportional to the number of prefixes in a 16B-line. This may result in a three-cycle penalty for each LCP (Length changing prefix) in a 16-byte chunk.",
|
||||
"PublicDescription": "Counts cycles that the Instruction Length decoder (ILD) stalls occurred due to dynamically changing prefix length of the decoded instruction (by operand size prefix instruction 0x66, address size prefix instruction 0x67 or REX.W for Intel64). Count is proportional to the number of prefixes in a 16B-line. This may result in a three-cycle penalty for each LCP (Length changing prefix) in a 16-byte chunk. [This event is alias to DECODE.LCP]",
|
||||
"SampleAfterValue": "500009",
|
||||
"UMask": "0x1"
|
||||
},
|
||||
|
|
|
|||
|
|
@ -9311,7 +9311,7 @@
|
|||
"EventCode": "0x50",
|
||||
"EventName": "UNC_M3UPI_RxC_HELD.PARALLEL_SUCCESS",
|
||||
"PerPkg": "1",
|
||||
"PublicDescription": "Message Held : Parallel Success : ad and bl messages were actually slotted into the same flit in paralle",
|
||||
"PublicDescription": "Message Held : Parallel Success : ad and bl messages were actually slotted into the same flit in parallel",
|
||||
"UMask": "0x8",
|
||||
"Unit": "M3UPI"
|
||||
},
|
||||
|
|
|
|||
|
|
@ -14,7 +14,7 @@ GenuineIntel-6-A[DE],v1.01,graniterapids,core
|
|||
GenuineIntel-6-(3C|45|46),v33,haswell,core
|
||||
GenuineIntel-6-3F,v27,haswellx,core
|
||||
GenuineIntel-6-7[DE],v1.19,icelake,core
|
||||
GenuineIntel-6-6[AC],v1.20,icelakex,core
|
||||
GenuineIntel-6-6[AC],v1.21,icelakex,core
|
||||
GenuineIntel-6-3A,v24,ivybridge,core
|
||||
GenuineIntel-6-3E,v23,ivytown,core
|
||||
GenuineIntel-6-2D,v23,jaketown,core
|
||||
|
|
|
|||
|
Loading…
Reference in a new issue