mirrors/linux-stable
1
0
Fork 0
mirror of https://git.kernel.org/pub/scm/linux/kernel/git/stable/linux.git synced 2024-08-28 03:40:04 +00:00
Code Issues Releases Wiki Activity

drm/amd/display: Add DCN3 DML

Browse source 
Add support for DML(Display mode library) for bandwidth calculations

Signed-off-by: Bhawanpreet Lakha <Bhawanpreet.Lakha@amd.com>
Signed-off-by: Alex Deucher <alexander.deucher@amd.com>
This commit is contained in:
Bhawanpreet Lakha 2020-05-21 12:29:44 -04:00 committed by Alex Deucher
parent 8993dee0de
commit 6725a88f88
10 changed files with 9048 additions and 0 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

7
drivers/gpu/drm/amd/display/dc/dml/Makefile
View file

@ -61,6 +61,10 @@ CFLAGS_$(AMDDALPATH)/dc/dml/dcn20/display_rq_dlg_calc_20v2.o := $(dml_ccflags)
CFLAGS_$(AMDDALPATH)/dc/dml/dcn21/display_mode_vba_21.o := $(dml_ccflags)
CFLAGS_$(AMDDALPATH)/dc/dml/dcn21/display_rq_dlg_calc_21.o := $(dml_ccflags)
endif
ifdef CONFIG_DRM_AMD_DC_DCN3_0
CFLAGS_$(AMDDALPATH)/dc/dml/dcn30/display_mode_vba_30.o := $(dml_ccflags) -Wframe-larger-than=2048
CFLAGS_$(AMDDALPATH)/dc/dml/dcn30/display_rq_dlg_calc_30.o := $(dml_ccflags)
endif
CFLAGS_$(AMDDALPATH)/dc/dml/dml1_display_rq_dlg_calc.o := $(dml_ccflags)
CFLAGS_$(AMDDALPATH)/dc/dml/display_rq_dlg_helpers.o := $(dml_ccflags)
@ -72,6 +76,9 @@ DML += dcn20/display_rq_dlg_calc_20v2.o dcn20/display_mode_vba_20v2.o
DML += dcn21/display_rq_dlg_calc_21.o dcn21/display_mode_vba_21.o
endif
ifdef CONFIG_DRM_AMD_DC_DCN3_0
DML += dcn30/display_mode_vba_30.o dcn30/display_rq_dlg_calc_30.o
endif
AMD_DAL_DML = $(addprefix $(AMDDALPATH)/dc/dml/,$(DML))

6860
drivers/gpu/drm/amd/display/dc/dml/dcn30/display_mode_vba_30.c Normal file
View file

File diff suppressed because it is too large Load diff

43
drivers/gpu/drm/amd/display/dc/dml/dcn30/display_mode_vba_30.h Normal file
View file

@ -0,0 +1,43 @@
/*
* Copyright 2020 Advanced Micro Devices, Inc.
*
* Permission is hereby granted, free of charge, to any person obtaining a
* copy of this software and associated documentation files (the "Software"),
* to deal in the Software without restriction, including without limitation
* the rights to use, copy, modify, merge, publish, distribute, sublicense,
* and/or sell copies of the Software, and to permit persons to whom the
* Software is furnished to do so, subject to the following conditions:
*
* The above copyright notice and this permission notice shall be included in
* all copies or substantial portions of the Software.
*
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
* THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
* OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
* ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
* OTHER DEALINGS IN THE SOFTWARE.
*
* Authors: AMD
*
*/
#ifndef __DML30_DISPLAY_MODE_VBA_H__
#define __DML30_DISPLAY_MODE_VBA_H__
void dml30_recalculate(struct display_mode_lib *mode_lib);
void dml30_ModeSupportAndSystemConfigurationFull(struct display_mode_lib *mode_lib);
double dml30_CalculateWriteBackDISPCLK(
enum source_format_class WritebackPixelFormat,
double PixelClock,
double WritebackHRatio,
double WritebackVRatio,
unsigned int WritebackHTaps,
unsigned int WritebackVTaps,
long WritebackSourceWidth,
long WritebackDestinationWidth,
unsigned int HTotal,
unsigned int WritebackLineBufferSize);
#endif /* __DML30_DISPLAY_MODE_VBA_H__ */

1868
drivers/gpu/drm/amd/display/dc/dml/dcn30/display_rq_dlg_calc_30.c Normal file
View file

File diff suppressed because it is too large Load diff

69
drivers/gpu/drm/amd/display/dc/dml/dcn30/display_rq_dlg_calc_30.h Normal file
View file

@ -0,0 +1,69 @@
/*
* Copyright 2020 Advanced Micro Devices, Inc.
*
* Permission is hereby granted, free of charge, to any person obtaining a
* copy of this software and associated documentation files (the "Software"),
* to deal in the Software without restriction, including without limitation
* the rights to use, copy, modify, merge, publish, distribute, sublicense,
* and/or sell copies of the Software, and to permit persons to whom the
* Software is furnished to do so, subject to the following conditions:
*
* The above copyright notice and this permission notice shall be included in
* all copies or substantial portions of the Software.
*
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
* THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
* OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
* ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
* OTHER DEALINGS IN THE SOFTWARE.
*
* Authors: AMD
*
*/
#ifndef __DML30_DISPLAY_RQ_DLG_CALC_H__
#define __DML30_DISPLAY_RQ_DLG_CALC_H__
#include "../display_rq_dlg_helpers.h"
struct display_mode_lib;
// Function: dml_rq_dlg_get_rq_reg
// Main entry point for test to get the register values out of this DML class.
// This function calls <get_rq_param> and <extract_rq_regs> fucntions to calculate
// and then populate the rq_regs struct
// Input:
// pipe_param - pipe source configuration (e.g. vp, pitch, scaling, dest, etc.)
// Output:
// rq_regs - struct that holds all the RQ registers field value.
// See also: <display_rq_regs_st>
void dml30_rq_dlg_get_rq_reg(struct display_mode_lib *mode_lib,
display_rq_regs_st *rq_regs,
const display_pipe_params_st pipe_param);
// Function: dml_rq_dlg_get_dlg_reg
// Calculate and return DLG and TTU register struct given the system setting
// Output:
// dlg_regs - output DLG register struct
// ttu_regs - output DLG TTU register struct
// Input:
// e2e_pipe_param - "compacted" array of e2e pipe param struct
// num_pipes - num of active "pipe" or "route"
// pipe_idx - index that identifies the e2e_pipe_param that corresponding to this dlg
// cstate - 0: when calculate min_ttu_vblank it is assumed cstate is not required. 1: Normal mode, cstate is considered.
// Added for legacy or unrealistic timing tests.
void dml30_rq_dlg_get_dlg_reg(struct display_mode_lib *mode_lib,
display_dlg_regs_st *dlg_regs,
display_ttu_regs_st *ttu_regs,
display_e2e_pipe_params_st *e2e_pipe_param,
const unsigned int num_pipes,
const unsigned int pipe_idx,
const bool cstate_en,
const bool pstate_en,
const bool vm_en,
const bool ignore_viewport_pos,
const bool immediate_flip_support);
#endif

181
drivers/gpu/drm/amd/display/dc/dml/display_mode_lib.c
View file

@ -31,6 +31,11 @@
#include "dcn20/display_rq_dlg_calc_20v2.h"
#include "dcn21/display_mode_vba_21.h"
#include "dcn21/display_rq_dlg_calc_21.h"
#ifdef CONFIG_DRM_AMD_DC_DCN3_0
#include "dcn30/display_mode_vba_30.h"
#include "dcn30/display_rq_dlg_calc_30.h"
#include "dml_logger.h"
#endif
const struct dml_funcs dml20_funcs = {
.validate = dml20_ModeSupportAndSystemConfigurationFull,
@ -53,6 +58,14 @@ const struct dml_funcs dml21_funcs = {
.rq_dlg_get_rq_reg = dml21_rq_dlg_get_rq_reg
};
#if defined(CONFIG_DRM_AMD_DC_DCN3_0)
const struct dml_funcs dml30_funcs = {
.validate = dml30_ModeSupportAndSystemConfigurationFull,
.recalculate = dml30_recalculate,
.rq_dlg_get_dlg_reg = dml30_rq_dlg_get_dlg_reg,
.rq_dlg_get_rq_reg = dml30_rq_dlg_get_rq_reg
};
#endif
void dml_init_instance(struct display_mode_lib *lib,
const struct _vcs_dpi_soc_bounding_box_st *soc_bb,
const struct _vcs_dpi_ip_params_st *ip_params,
@ -71,6 +84,11 @@ void dml_init_instance(struct display_mode_lib *lib,
case DML_PROJECT_DCN21:
lib->funcs = dml21_funcs;
break;
#if defined(CONFIG_DRM_AMD_DC_DCN3_0)
case DML_PROJECT_DCN30:
lib->funcs = dml30_funcs;
break;
#endif
default:
break;
@ -105,3 +123,166 @@ const char *dml_get_status_message(enum dm_validation_status status)
default: return "Unknown Status";
}
}
#if defined(CONFIG_DRM_AMD_DC_DCN3_0)
void dml_log_pipe_params(
struct display_mode_lib *mode_lib,
display_e2e_pipe_params_st *pipes,
int pipe_cnt)
{
display_pipe_source_params_st *pipe_src;
display_pipe_dest_params_st *pipe_dest;
scaler_ratio_depth_st *scale_ratio_depth;
scaler_taps_st *scale_taps;
display_output_params_st *dout;
display_clocks_and_cfg_st *clks_cfg;
int i;
for (i = 0; i < pipe_cnt; i++) {
pipe_src = &(pipes[i].pipe.src);
pipe_dest = &(pipes[i].pipe.dest);
scale_ratio_depth = &(pipes[i].pipe.scale_ratio_depth);
scale_taps = &(pipes[i].pipe.scale_taps);
dout = &(pipes[i].dout);
clks_cfg = &(pipes[i].clks_cfg);
dml_print("DML PARAMS: =====================================\n");
dml_print("DML PARAMS: PIPE [%d] SOURCE PARAMS:\n", i);
dml_print("DML PARAMS: source_format = %d\n", pipe_src->source_format);
dml_print("DML PARAMS: dcc = %d\n", pipe_src->dcc);
dml_print("DML PARAMS: dcc_rate = %d\n", pipe_src->dcc_rate);
dml_print("DML PARAMS: dcc_use_global = %d\n", pipe_src->dcc_use_global);
dml_print("DML PARAMS: vm = %d\n", pipe_src->vm);
dml_print("DML PARAMS: gpuvm = %d\n", pipe_src->gpuvm);
dml_print("DML PARAMS: hostvm = %d\n", pipe_src->hostvm);
dml_print("DML PARAMS: gpuvm_levels_force_en = %d\n", pipe_src->gpuvm_levels_force_en);
dml_print("DML PARAMS: gpuvm_levels_force = %d\n", pipe_src->gpuvm_levels_force);
dml_print("DML PARAMS: source_scan = %d\n", pipe_src->source_scan);
dml_print("DML PARAMS: sw_mode = %d\n", pipe_src->sw_mode);
dml_print("DML PARAMS: macro_tile_size = %d\n", pipe_src->macro_tile_size);
dml_print("DML PARAMS: viewport_width = %d\n", pipe_src->viewport_width);
dml_print("DML PARAMS: viewport_height = %d\n", pipe_src->viewport_height);
dml_print("DML PARAMS: viewport_y_y = %d\n", pipe_src->viewport_y_y);
dml_print("DML PARAMS: viewport_y_c = %d\n", pipe_src->viewport_y_c);
dml_print("DML PARAMS: viewport_width_c = %d\n", pipe_src->viewport_width_c);
dml_print("DML PARAMS: viewport_height_c = %d\n", pipe_src->viewport_height_c);
dml_print("DML PARAMS: data_pitch = %d\n", pipe_src->data_pitch);
dml_print("DML PARAMS: data_pitch_c = %d\n", pipe_src->data_pitch_c);
dml_print("DML PARAMS: meta_pitch = %d\n", pipe_src->meta_pitch);
dml_print("DML PARAMS: meta_pitch_c = %d\n", pipe_src->meta_pitch_c);
dml_print("DML PARAMS: cur0_src_width = %d\n", pipe_src->cur0_src_width);
dml_print("DML PARAMS: cur0_bpp = %d\n", pipe_src->cur0_bpp);
dml_print("DML PARAMS: cur1_src_width = %d\n", pipe_src->cur1_src_width);
dml_print("DML PARAMS: cur1_bpp = %d\n", pipe_src->cur1_bpp);
dml_print("DML PARAMS: num_cursors = %d\n", pipe_src->num_cursors);
dml_print("DML PARAMS: is_hsplit = %d\n", pipe_src->is_hsplit);
dml_print("DML PARAMS: hsplit_grp = %d\n", pipe_src->hsplit_grp);
dml_print("DML PARAMS: dynamic_metadata_enable = %d\n", pipe_src->dynamic_metadata_enable);
dml_print("DML PARAMS: dmdata_lines_before_active = %d\n", pipe_src->dynamic_metadata_lines_before_active);
dml_print("DML PARAMS: dmdata_xmit_bytes = %d\n", pipe_src->dynamic_metadata_xmit_bytes);
dml_print("DML PARAMS: immediate_flip = %d\n", pipe_src->immediate_flip);
dml_print("DML PARAMS: v_total_min = %d\n", pipe_src->v_total_min);
dml_print("DML PARAMS: v_total_max = %d\n", pipe_src->v_total_max);
dml_print("DML PARAMS: =====================================\n");
dml_print("DML PARAMS: PIPE [%d] DESTINATION PARAMS:\n", i);
dml_print("DML PARAMS: recout_width = %d\n", pipe_dest->recout_width);
dml_print("DML PARAMS: recout_height = %d\n", pipe_dest->recout_height);
dml_print("DML PARAMS: full_recout_width = %d\n", pipe_dest->full_recout_width);
dml_print("DML PARAMS: full_recout_height = %d\n", pipe_dest->full_recout_height);
dml_print("DML PARAMS: hblank_start = %d\n", pipe_dest->hblank_start);
dml_print("DML PARAMS: hblank_end = %d\n", pipe_dest->hblank_end);
dml_print("DML PARAMS: vblank_start = %d\n", pipe_dest->vblank_start);
dml_print("DML PARAMS: vblank_end = %d\n", pipe_dest->vblank_end);
dml_print("DML PARAMS: htotal = %d\n", pipe_dest->htotal);
dml_print("DML PARAMS: vtotal = %d\n", pipe_dest->vtotal);
dml_print("DML PARAMS: vactive = %d\n", pipe_dest->vactive);
dml_print("DML PARAMS: hactive = %d\n", pipe_dest->hactive);
dml_print("DML PARAMS: vstartup_start = %d\n", pipe_dest->vstartup_start);
dml_print("DML PARAMS: vupdate_offset = %d\n", pipe_dest->vupdate_offset);
dml_print("DML PARAMS: vupdate_width = %d\n", pipe_dest->vupdate_width);
dml_print("DML PARAMS: vready_offset = %d\n", pipe_dest->vready_offset);
dml_print("DML PARAMS: interlaced = %d\n", pipe_dest->interlaced);
dml_print("DML PARAMS: pixel_rate_mhz = %3.2f\n", pipe_dest->pixel_rate_mhz);
dml_print("DML PARAMS: sync_vblank_all_planes = %d\n", pipe_dest->synchronized_vblank_all_planes);
dml_print("DML PARAMS: otg_inst = %d\n", pipe_dest->otg_inst);
dml_print("DML PARAMS: odm_combine = %d\n", pipe_dest->odm_combine);
dml_print("DML PARAMS: use_maximum_vstartup = %d\n", pipe_dest->use_maximum_vstartup);
dml_print("DML PARAMS: vtotal_max = %d\n", pipe_dest->vtotal_max);
dml_print("DML PARAMS: vtotal_min = %d\n", pipe_dest->vtotal_min);
dml_print("DML PARAMS: =====================================\n");
dml_print("DML PARAMS: PIPE [%d] SCALER PARAMS:\n", i);
dml_print("DML PARAMS: hscl_ratio = %3.4f\n", scale_ratio_depth->hscl_ratio);
dml_print("DML PARAMS: vscl_ratio = %3.4f\n", scale_ratio_depth->vscl_ratio);
dml_print("DML PARAMS: hscl_ratio_c = %3.4f\n", scale_ratio_depth->hscl_ratio_c);
dml_print("DML PARAMS: vscl_ratio_c = %3.4f\n", scale_ratio_depth->vscl_ratio_c);
dml_print("DML PARAMS: vinit = %3.4f\n", scale_ratio_depth->vinit);
dml_print("DML PARAMS: vinit_c = %3.4f\n", scale_ratio_depth->vinit_c);
dml_print("DML PARAMS: vinit_bot = %3.4f\n", scale_ratio_depth->vinit_bot);
dml_print("DML PARAMS: vinit_bot_c = %3.4f\n", scale_ratio_depth->vinit_bot_c);
dml_print("DML PARAMS: lb_depth = %d\n", scale_ratio_depth->lb_depth);
dml_print("DML PARAMS: scl_enable = %d\n", scale_ratio_depth->scl_enable);
dml_print("DML PARAMS: htaps = %d\n", scale_taps->htaps);
dml_print("DML PARAMS: vtaps = %d\n", scale_taps->vtaps);
dml_print("DML PARAMS: htaps_c = %d\n", scale_taps->htaps_c);
dml_print("DML PARAMS: vtaps_c = %d\n", scale_taps->vtaps_c);
dml_print("DML PARAMS: =====================================\n");
dml_print("DML PARAMS: PIPE [%d] DISPLAY OUTPUT PARAMS:\n", i);
dml_print("DML PARAMS: output_type = %d\n", dout->output_type);
dml_print("DML PARAMS: output_format = %d\n", dout->output_format);
dml_print("DML PARAMS: output_bpc = %d\n", dout->output_bpc);
dml_print("DML PARAMS: output_bpp = %3.4f\n", dout->output_bpp);
dml_print("DML PARAMS: dp_lanes = %d\n", dout->dp_lanes);
dml_print("DML PARAMS: dsc_enable = %d\n", dout->dsc_enable);
dml_print("DML PARAMS: dsc_slices = %d\n", dout->dsc_slices);
dml_print("DML PARAMS: wb_enable = %d\n", dout->wb_enable);
dml_print("DML PARAMS: num_active_wb = %d\n", dout->num_active_wb);
dml_print("DML PARAMS: =====================================\n");
dml_print("DML PARAMS: PIPE [%d] CLOCK CONFIG PARAMS:\n", i);
dml_print("DML PARAMS: voltage = %d\n", clks_cfg->voltage);
dml_print("DML PARAMS: dppclk_mhz = %3.2f\n", clks_cfg->dppclk_mhz);
dml_print("DML PARAMS: refclk_mhz = %3.2f\n", clks_cfg->refclk_mhz);
dml_print("DML PARAMS: dispclk_mhz = %3.2f\n", clks_cfg->dispclk_mhz);
dml_print("DML PARAMS: dcfclk_mhz = %3.2f\n", clks_cfg->dcfclk_mhz);
dml_print("DML PARAMS: socclk_mhz = %3.2f\n", clks_cfg->socclk_mhz);
dml_print("DML PARAMS: =====================================\n");
}
}
void dml_log_mode_support_params(struct display_mode_lib *mode_lib)
{
int i;
for (i = mode_lib->vba.soc.num_states; i >= 0; i--) {
dml_print("DML SUPPORT: ===============================================\n");
dml_print("DML SUPPORT: Voltage State %d\n", i);
dml_print("DML SUPPORT: Mode Supported : %s\n", mode_lib->vba.ModeSupport[i][0] ? "Supported" : "NOT Supported");
dml_print("DML SUPPORT: Mode Supported (pipe split) : %s\n", mode_lib->vba.ModeSupport[i][1] ? "Supported" : "NOT Supported");
dml_print("DML SUPPORT: Scale Ratio And Taps : %s\n", mode_lib->vba.ScaleRatioAndTapsSupport ? "Supported" : "NOT Supported");
dml_print("DML SUPPORT: Source Format Pixel And Scan : %s\n", mode_lib->vba.SourceFormatPixelAndScanSupport ? "Supported" : "NOT Supported");
dml_print("DML SUPPORT: Viewport Size : [%s, %s]\n", mode_lib->vba.ViewportSizeSupport[i][0] ? "Supported" : "NOT Supported", mode_lib->vba.ViewportSizeSupport[i][1] ? "Supported" : "NOT Supported");
dml_print("DML SUPPORT: DIO Support : %s\n", mode_lib->vba.DIOSupport[i] ? "Supported" : "NOT Supported");
dml_print("DML SUPPORT: ODM Combine 4To1 Support Check : %s\n", mode_lib->vba.ODMCombine4To1SupportCheckOK[i] ? "Supported" : "NOT Supported");
dml_print("DML SUPPORT: DSC Units : %s\n", mode_lib->vba.NotEnoughDSCUnits[i] ? "Not Supported" : "Supported");
dml_print("DML SUPPORT: DSCCLK Required : %s\n", mode_lib->vba.DSCCLKRequiredMoreThanSupported[i] ? "Not Supported" : "Supported");
dml_print("DML SUPPORT: DTBCLK Required : %s\n", mode_lib->vba.DTBCLKRequiredMoreThanSupported[i] ? "Not Supported" : "Supported");
dml_print("DML SUPPORT: Re-ordering Buffer : [%s, %s]\n", mode_lib->vba.ROBSupport[i][0] ? "Supported" : "NOT Supported", mode_lib->vba.ROBSupport[i][1] ? "Supported" : "NOT Supported");
dml_print("DML SUPPORT: DISPCLK and DPPCLK : [%s, %s]\n", mode_lib->vba.DISPCLK_DPPCLK_Support[i][0] ? "Supported" : "NOT Supported", mode_lib->vba.DISPCLK_DPPCLK_Support[i][1] ? "Supported" : "NOT Supported");
dml_print("DML SUPPORT: Total Available Pipes : [%s, %s]\n", mode_lib->vba.TotalAvailablePipesSupport[i][0] ? "Supported" : "NOT Supported", mode_lib->vba.TotalAvailablePipesSupport[i][1] ? "Supported" : "NOT Supported");
dml_print("DML SUPPORT: Writeback Latency : %s\n", mode_lib->vba.WritebackLatencySupport ? "Supported" : "NOT Supported");
dml_print("DML SUPPORT: Writeback Scale Ratio And Taps : %s\n", mode_lib->vba.WritebackScaleRatioAndTapsSupport ? "Supported" : "NOT Supported");
dml_print("DML SUPPORT: Cursor : %s\n", mode_lib->vba.CursorSupport ? "Supported" : "NOT Supported");
dml_print("DML SUPPORT: Pitch : %s\n", mode_lib->vba.PitchSupport ? "Supported" : "NOT Supported");
dml_print("DML SUPPORT: Prefetch : [%s, %s]\n", mode_lib->vba.PrefetchSupported[i][0] ? "Supported" : "NOT Supported", mode_lib->vba.PrefetchSupported[i][1] ? "Supported" : "NOT Supported");
dml_print("DML SUPPORT: Dynamic Metadata : [%s, %s]\n", mode_lib->vba.DynamicMetadataSupported[i][0] ? "Supported" : "NOT Supported", mode_lib->vba.DynamicMetadataSupported[i][1] ? "Supported" : "NOT Supported");
dml_print("DML SUPPORT: Total Vertical Active Bandwidth : [%s, %s]\n", mode_lib->vba.TotalVerticalActiveBandwidthSupport[i][0] ? "Supported" : "NOT Supported", mode_lib->vba.TotalVerticalActiveBandwidthSupport[i][1] ? "Supported" : "NOT Supported");
dml_print("DML SUPPORT: VRatio In Prefetch : [%s, %s]\n", mode_lib->vba.VRatioInPrefetchSupported[i][0] ? "Supported" : "NOT Supported", mode_lib->vba.VRatioInPrefetchSupported[i][1] ? "Supported" : "NOT Supported");
dml_print("DML SUPPORT: PTE Buffer Size Not Exceeded : [%s, %s]\n", mode_lib->vba.PTEBufferSizeNotExceeded[i][0] ? "Supported" : "NOT Supported", mode_lib->vba.PTEBufferSizeNotExceeded[i][1] ? "Supported" : "NOT Supported");
dml_print("DML SUPPORT: DSC Input BPC : %s\n", mode_lib->vba.NonsupportedDSCInputBPC ? "Not Supported" : "Supported");
dml_print("DML SUPPORT: HostVMEnable : %d\n", mode_lib->vba.HostVMEnable);
dml_print("DML SUPPORT: ImmediateFlipSupportedForState : [%d, %d]\n", mode_lib->vba.ImmediateFlipSupportedForState[i][0], mode_lib->vba.ImmediateFlipSupportedForState[i][1]);
}
}
#endif

11
drivers/gpu/drm/amd/display/dc/dml/display_mode_lib.h
View file

@ -37,6 +37,9 @@ enum dml_project {
DML_PROJECT_NAVI10,
DML_PROJECT_NAVI10v2,
DML_PROJECT_DCN21,
#ifdef CONFIG_DRM_AMD_DC_DCN3_0
DML_PROJECT_DCN30,
#endif
};
struct display_mode_lib;
@ -78,4 +81,12 @@ void dml_init_instance(struct display_mode_lib *lib,
const char *dml_get_status_message(enum dm_validation_status status);
#if defined(CONFIG_DRM_AMD_DC_DCN3_0)
void dml_log_pipe_params(
struct display_mode_lib *mode_lib,
display_e2e_pipe_params_st *pipes,
int pipe_cnt);
void dml_log_mode_support_params(struct display_mode_lib *mode_lib);
#endif // CONFIG_DRM_AMD_DC_DCN3_0
#endif

3
drivers/gpu/drm/amd/display/dc/dml/display_mode_structs.h
View file

@ -124,6 +124,9 @@ struct _vcs_dpi_soc_bounding_box_st {
struct _vcs_dpi_ip_params_st {
bool use_min_dcfclk;
#ifdef CONFIG_DRM_AMD_DC_DCN3_0
bool clamp_min_dcfclk;
#endif
bool gpuvm_enable;
bool hostvm_enable;
bool dsc422_native_support;

3
drivers/gpu/drm/amd/display/dc/dml/display_mode_vba.c
View file

@ -300,6 +300,9 @@ static void fetch_ip_params(struct display_mode_lib *mode_lib)
// IP Parameters
mode_lib->vba.UseMinimumRequiredDCFCLK = ip->use_min_dcfclk;
#ifdef CONFIG_DRM_AMD_DC_DCN3_0
mode_lib->vba.ClampMinDCFCLK = ip->clamp_min_dcfclk;
#endif
mode_lib->vba.MaxNumDPP = ip->max_num_dpp;
mode_lib->vba.MaxNumOTG = ip->max_num_otg;
mode_lib->vba.MaxNumHDMIFRLOutputs = ip->max_num_hdmi_frl_outputs;

3
drivers/gpu/drm/amd/display/dc/dml/display_mode_vba.h
View file

@ -924,6 +924,9 @@ struct vba_vars_st {
double BPP;
enum odm_combine_policy ODMCombinePolicy;
bool UseMinimumRequiredDCFCLK;
#ifdef CONFIG_DRM_AMD_DC_DCN3_0
bool ClampMinDCFCLK;
#endif
bool AllowDramClockChangeOneDisplayVactive;
bool SynchronizeTimingsIfSingleRefreshRate;