mirror of
https://git.kernel.org/pub/scm/linux/kernel/git/stable/linux.git
synced 2024-08-21 16:29:59 +00:00
qed: Implement iWARP initialization, teardown and qp operations
This patch adds iWARP support for flows that have common code between RoCE and iWARP, such as initialization, teardown and qp setup verbs: create, destroy, modify, query. It introduces the iWARP specific files qed_iwarp.[ch] and iwarp_common.h Signed-off-by: Michal Kalderon <Michal.Kalderon@cavium.com> Signed-off-by: Yuval Mintz <Yuval.Mintz@cavium.com> Signed-off-by: Ariel Elior <Ariel.Elior@cavium.com> Signed-off-by: David S. Miller <davem@davemloft.net>
This commit is contained in:
parent
c851a9dc43
commit
67b40dccc4
11 changed files with 803 additions and 40 deletions
|
@ -5,6 +5,6 @@ qed-y := qed_cxt.o qed_dev.o qed_hw.o qed_init_fw_funcs.o qed_init_ops.o \
|
|||
qed_selftest.o qed_dcbx.o qed_debug.o qed_ptp.o
|
||||
qed-$(CONFIG_QED_SRIOV) += qed_sriov.o qed_vf.o
|
||||
qed-$(CONFIG_QED_LL2) += qed_ll2.o
|
||||
qed-$(CONFIG_QED_RDMA) += qed_roce.o qed_rdma.o
|
||||
qed-$(CONFIG_QED_RDMA) += qed_roce.o qed_rdma.o qed_iwarp.o
|
||||
qed-$(CONFIG_QED_ISCSI) += qed_iscsi.o qed_ooo.o
|
||||
qed-$(CONFIG_QED_FCOE) += qed_fcoe.o
|
||||
|
|
|
@ -937,8 +937,15 @@ int qed_resc_alloc(struct qed_dev *cdev)
|
|||
/* EQ */
|
||||
n_eqes = qed_chain_get_capacity(&p_hwfn->p_spq->chain);
|
||||
if (QED_IS_RDMA_PERSONALITY(p_hwfn)) {
|
||||
enum protocol_type rdma_proto;
|
||||
|
||||
if (QED_IS_ROCE_PERSONALITY(p_hwfn))
|
||||
rdma_proto = PROTOCOLID_ROCE;
|
||||
else
|
||||
rdma_proto = PROTOCOLID_IWARP;
|
||||
|
||||
num_cons = qed_cxt_get_proto_cid_count(p_hwfn,
|
||||
PROTOCOLID_ROCE,
|
||||
rdma_proto,
|
||||
NULL) * 2;
|
||||
n_eqes += num_cons + 2 * MAX_NUM_VFS_BB;
|
||||
} else if (p_hwfn->hw_info.personality == QED_PCI_ISCSI) {
|
||||
|
|
|
@ -46,6 +46,7 @@
|
|||
#include <linux/qed/fcoe_common.h>
|
||||
#include <linux/qed/eth_common.h>
|
||||
#include <linux/qed/iscsi_common.h>
|
||||
#include <linux/qed/iwarp_common.h>
|
||||
#include <linux/qed/rdma_common.h>
|
||||
#include <linux/qed/roce_common.h>
|
||||
#include <linux/qed/qed_fcoe_if.h>
|
||||
|
|
531
drivers/net/ethernet/qlogic/qed/qed_iwarp.c
Normal file
531
drivers/net/ethernet/qlogic/qed/qed_iwarp.c
Normal file
|
@ -0,0 +1,531 @@
|
|||
/* QLogic qed NIC Driver
|
||||
* Copyright (c) 2015-2017 QLogic Corporation
|
||||
*
|
||||
* This software is available to you under a choice of one of two
|
||||
* licenses. You may choose to be licensed under the terms of the GNU
|
||||
* General Public License (GPL) Version 2, available from the file
|
||||
* COPYING in the main directory of this source tree, or the
|
||||
* OpenIB.org BSD license below:
|
||||
*
|
||||
* Redistribution and use in source and binary forms, with or
|
||||
* without modification, are permitted provided that the following
|
||||
* conditions are met:
|
||||
*
|
||||
* - Redistributions of source code must retain the above
|
||||
* copyright notice, this list of conditions and the following
|
||||
* disclaimer.
|
||||
*
|
||||
* - Redistributions in binary form must reproduce the above
|
||||
* copyright notice, this list of conditions and the following
|
||||
* disclaimer in the documentation and /or other materials
|
||||
* provided with the distribution.
|
||||
*
|
||||
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
|
||||
* EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
|
||||
* MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
|
||||
* NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS
|
||||
* BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN
|
||||
* ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN
|
||||
* CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
|
||||
* SOFTWARE.
|
||||
*/
|
||||
#include "qed_cxt.h"
|
||||
#include "qed_hw.h"
|
||||
#include "qed_rdma.h"
|
||||
#include "qed_reg_addr.h"
|
||||
#include "qed_sp.h"
|
||||
|
||||
#define QED_IWARP_ORD_DEFAULT 32
|
||||
#define QED_IWARP_IRD_DEFAULT 32
|
||||
#define QED_IWARP_RCV_WND_SIZE_DEF (256 * 1024)
|
||||
#define QED_IWARP_RCV_WND_SIZE_MIN (64 * 1024)
|
||||
#define QED_IWARP_TS_EN BIT(0)
|
||||
#define QED_IWARP_PARAM_CRC_NEEDED (1)
|
||||
#define QED_IWARP_PARAM_P2P (1)
|
||||
|
||||
static int qed_iwarp_async_event(struct qed_hwfn *p_hwfn,
|
||||
u8 fw_event_code, u16 echo,
|
||||
union event_ring_data *data,
|
||||
u8 fw_return_code);
|
||||
|
||||
/* Override devinfo with iWARP specific values */
|
||||
void qed_iwarp_init_devinfo(struct qed_hwfn *p_hwfn)
|
||||
{
|
||||
struct qed_rdma_device *dev = p_hwfn->p_rdma_info->dev;
|
||||
|
||||
dev->max_inline = IWARP_REQ_MAX_INLINE_DATA_SIZE;
|
||||
dev->max_qp = min_t(u32,
|
||||
IWARP_MAX_QPS,
|
||||
p_hwfn->p_rdma_info->num_qps);
|
||||
|
||||
dev->max_cq = dev->max_qp;
|
||||
|
||||
dev->max_qp_resp_rd_atomic_resc = QED_IWARP_IRD_DEFAULT;
|
||||
dev->max_qp_req_rd_atomic_resc = QED_IWARP_ORD_DEFAULT;
|
||||
}
|
||||
|
||||
void qed_iwarp_init_hw(struct qed_hwfn *p_hwfn, struct qed_ptt *p_ptt)
|
||||
{
|
||||
p_hwfn->rdma_prs_search_reg = PRS_REG_SEARCH_TCP;
|
||||
qed_wr(p_hwfn, p_ptt, p_hwfn->rdma_prs_search_reg, 1);
|
||||
p_hwfn->b_rdma_enabled_in_prs = true;
|
||||
}
|
||||
|
||||
static void qed_iwarp_cid_cleaned(struct qed_hwfn *p_hwfn, u32 cid)
|
||||
{
|
||||
cid -= qed_cxt_get_proto_cid_start(p_hwfn, p_hwfn->p_rdma_info->proto);
|
||||
|
||||
spin_lock_bh(&p_hwfn->p_rdma_info->lock);
|
||||
qed_bmap_release_id(p_hwfn, &p_hwfn->p_rdma_info->cid_map, cid);
|
||||
spin_unlock_bh(&p_hwfn->p_rdma_info->lock);
|
||||
}
|
||||
|
||||
static int qed_iwarp_alloc_cid(struct qed_hwfn *p_hwfn, u32 *cid)
|
||||
{
|
||||
int rc;
|
||||
|
||||
spin_lock_bh(&p_hwfn->p_rdma_info->lock);
|
||||
rc = qed_rdma_bmap_alloc_id(p_hwfn, &p_hwfn->p_rdma_info->cid_map, cid);
|
||||
spin_unlock_bh(&p_hwfn->p_rdma_info->lock);
|
||||
if (rc) {
|
||||
DP_NOTICE(p_hwfn, "Failed in allocating iwarp cid\n");
|
||||
return rc;
|
||||
}
|
||||
*cid += qed_cxt_get_proto_cid_start(p_hwfn, p_hwfn->p_rdma_info->proto);
|
||||
|
||||
rc = qed_cxt_dynamic_ilt_alloc(p_hwfn, QED_ELEM_CXT, *cid);
|
||||
if (rc)
|
||||
qed_iwarp_cid_cleaned(p_hwfn, *cid);
|
||||
|
||||
return rc;
|
||||
}
|
||||
|
||||
int qed_iwarp_create_qp(struct qed_hwfn *p_hwfn,
|
||||
struct qed_rdma_qp *qp,
|
||||
struct qed_rdma_create_qp_out_params *out_params)
|
||||
{
|
||||
struct iwarp_create_qp_ramrod_data *p_ramrod;
|
||||
struct qed_sp_init_data init_data;
|
||||
struct qed_spq_entry *p_ent;
|
||||
u16 physical_queue;
|
||||
u32 cid;
|
||||
int rc;
|
||||
|
||||
qp->shared_queue = dma_alloc_coherent(&p_hwfn->cdev->pdev->dev,
|
||||
IWARP_SHARED_QUEUE_PAGE_SIZE,
|
||||
&qp->shared_queue_phys_addr,
|
||||
GFP_KERNEL);
|
||||
if (!qp->shared_queue)
|
||||
return -ENOMEM;
|
||||
|
||||
out_params->sq_pbl_virt = (u8 *)qp->shared_queue +
|
||||
IWARP_SHARED_QUEUE_PAGE_SQ_PBL_OFFSET;
|
||||
out_params->sq_pbl_phys = qp->shared_queue_phys_addr +
|
||||
IWARP_SHARED_QUEUE_PAGE_SQ_PBL_OFFSET;
|
||||
out_params->rq_pbl_virt = (u8 *)qp->shared_queue +
|
||||
IWARP_SHARED_QUEUE_PAGE_RQ_PBL_OFFSET;
|
||||
out_params->rq_pbl_phys = qp->shared_queue_phys_addr +
|
||||
IWARP_SHARED_QUEUE_PAGE_RQ_PBL_OFFSET;
|
||||
|
||||
rc = qed_iwarp_alloc_cid(p_hwfn, &cid);
|
||||
if (rc)
|
||||
goto err1;
|
||||
|
||||
qp->icid = (u16)cid;
|
||||
|
||||
memset(&init_data, 0, sizeof(init_data));
|
||||
init_data.opaque_fid = p_hwfn->hw_info.opaque_fid;
|
||||
init_data.cid = qp->icid;
|
||||
init_data.comp_mode = QED_SPQ_MODE_EBLOCK;
|
||||
|
||||
rc = qed_sp_init_request(p_hwfn, &p_ent,
|
||||
IWARP_RAMROD_CMD_ID_CREATE_QP,
|
||||
PROTOCOLID_IWARP, &init_data);
|
||||
if (rc)
|
||||
goto err2;
|
||||
|
||||
p_ramrod = &p_ent->ramrod.iwarp_create_qp;
|
||||
|
||||
SET_FIELD(p_ramrod->flags,
|
||||
IWARP_CREATE_QP_RAMROD_DATA_FMR_AND_RESERVED_EN,
|
||||
qp->fmr_and_reserved_lkey);
|
||||
|
||||
SET_FIELD(p_ramrod->flags,
|
||||
IWARP_CREATE_QP_RAMROD_DATA_SIGNALED_COMP, qp->signal_all);
|
||||
|
||||
SET_FIELD(p_ramrod->flags,
|
||||
IWARP_CREATE_QP_RAMROD_DATA_RDMA_RD_EN,
|
||||
qp->incoming_rdma_read_en);
|
||||
|
||||
SET_FIELD(p_ramrod->flags,
|
||||
IWARP_CREATE_QP_RAMROD_DATA_RDMA_WR_EN,
|
||||
qp->incoming_rdma_write_en);
|
||||
|
||||
SET_FIELD(p_ramrod->flags,
|
||||
IWARP_CREATE_QP_RAMROD_DATA_ATOMIC_EN,
|
||||
qp->incoming_atomic_en);
|
||||
|
||||
SET_FIELD(p_ramrod->flags,
|
||||
IWARP_CREATE_QP_RAMROD_DATA_SRQ_FLG, qp->use_srq);
|
||||
|
||||
p_ramrod->pd = qp->pd;
|
||||
p_ramrod->sq_num_pages = qp->sq_num_pages;
|
||||
p_ramrod->rq_num_pages = qp->rq_num_pages;
|
||||
|
||||
p_ramrod->qp_handle_for_cqe.hi = cpu_to_le32(qp->qp_handle.hi);
|
||||
p_ramrod->qp_handle_for_cqe.lo = cpu_to_le32(qp->qp_handle.lo);
|
||||
|
||||
p_ramrod->cq_cid_for_sq =
|
||||
cpu_to_le32((p_hwfn->hw_info.opaque_fid << 16) | qp->sq_cq_id);
|
||||
p_ramrod->cq_cid_for_rq =
|
||||
cpu_to_le32((p_hwfn->hw_info.opaque_fid << 16) | qp->rq_cq_id);
|
||||
|
||||
p_ramrod->dpi = cpu_to_le16(qp->dpi);
|
||||
|
||||
physical_queue = qed_get_cm_pq_idx(p_hwfn, PQ_FLAGS_OFLD);
|
||||
p_ramrod->physical_q0 = cpu_to_le16(physical_queue);
|
||||
physical_queue = qed_get_cm_pq_idx(p_hwfn, PQ_FLAGS_ACK);
|
||||
p_ramrod->physical_q1 = cpu_to_le16(physical_queue);
|
||||
|
||||
rc = qed_spq_post(p_hwfn, p_ent, NULL);
|
||||
if (rc)
|
||||
goto err2;
|
||||
|
||||
return rc;
|
||||
|
||||
err2:
|
||||
qed_iwarp_cid_cleaned(p_hwfn, cid);
|
||||
err1:
|
||||
dma_free_coherent(&p_hwfn->cdev->pdev->dev,
|
||||
IWARP_SHARED_QUEUE_PAGE_SIZE,
|
||||
qp->shared_queue, qp->shared_queue_phys_addr);
|
||||
|
||||
return rc;
|
||||
}
|
||||
|
||||
static int qed_iwarp_modify_fw(struct qed_hwfn *p_hwfn, struct qed_rdma_qp *qp)
|
||||
{
|
||||
struct iwarp_modify_qp_ramrod_data *p_ramrod;
|
||||
struct qed_sp_init_data init_data;
|
||||
struct qed_spq_entry *p_ent;
|
||||
int rc;
|
||||
|
||||
/* Get SPQ entry */
|
||||
memset(&init_data, 0, sizeof(init_data));
|
||||
init_data.cid = qp->icid;
|
||||
init_data.opaque_fid = p_hwfn->hw_info.opaque_fid;
|
||||
init_data.comp_mode = QED_SPQ_MODE_EBLOCK;
|
||||
|
||||
rc = qed_sp_init_request(p_hwfn, &p_ent,
|
||||
IWARP_RAMROD_CMD_ID_MODIFY_QP,
|
||||
p_hwfn->p_rdma_info->proto, &init_data);
|
||||
if (rc)
|
||||
return rc;
|
||||
|
||||
p_ramrod = &p_ent->ramrod.iwarp_modify_qp;
|
||||
SET_FIELD(p_ramrod->flags, IWARP_MODIFY_QP_RAMROD_DATA_STATE_TRANS_EN,
|
||||
0x1);
|
||||
if (qp->iwarp_state == QED_IWARP_QP_STATE_CLOSING)
|
||||
p_ramrod->transition_to_state = IWARP_MODIFY_QP_STATE_CLOSING;
|
||||
else
|
||||
p_ramrod->transition_to_state = IWARP_MODIFY_QP_STATE_ERROR;
|
||||
|
||||
rc = qed_spq_post(p_hwfn, p_ent, NULL);
|
||||
|
||||
DP_VERBOSE(p_hwfn, QED_MSG_RDMA, "QP(0x%x)rc=%d\n", qp->icid, rc);
|
||||
|
||||
return rc;
|
||||
}
|
||||
|
||||
enum qed_iwarp_qp_state qed_roce2iwarp_state(enum qed_roce_qp_state state)
|
||||
{
|
||||
switch (state) {
|
||||
case QED_ROCE_QP_STATE_RESET:
|
||||
case QED_ROCE_QP_STATE_INIT:
|
||||
case QED_ROCE_QP_STATE_RTR:
|
||||
return QED_IWARP_QP_STATE_IDLE;
|
||||
case QED_ROCE_QP_STATE_RTS:
|
||||
return QED_IWARP_QP_STATE_RTS;
|
||||
case QED_ROCE_QP_STATE_SQD:
|
||||
return QED_IWARP_QP_STATE_CLOSING;
|
||||
case QED_ROCE_QP_STATE_ERR:
|
||||
return QED_IWARP_QP_STATE_ERROR;
|
||||
case QED_ROCE_QP_STATE_SQE:
|
||||
return QED_IWARP_QP_STATE_TERMINATE;
|
||||
default:
|
||||
return QED_IWARP_QP_STATE_ERROR;
|
||||
}
|
||||
}
|
||||
|
||||
static enum qed_roce_qp_state
|
||||
qed_iwarp2roce_state(enum qed_iwarp_qp_state state)
|
||||
{
|
||||
switch (state) {
|
||||
case QED_IWARP_QP_STATE_IDLE:
|
||||
return QED_ROCE_QP_STATE_INIT;
|
||||
case QED_IWARP_QP_STATE_RTS:
|
||||
return QED_ROCE_QP_STATE_RTS;
|
||||
case QED_IWARP_QP_STATE_TERMINATE:
|
||||
return QED_ROCE_QP_STATE_SQE;
|
||||
case QED_IWARP_QP_STATE_CLOSING:
|
||||
return QED_ROCE_QP_STATE_SQD;
|
||||
case QED_IWARP_QP_STATE_ERROR:
|
||||
return QED_ROCE_QP_STATE_ERR;
|
||||
default:
|
||||
return QED_ROCE_QP_STATE_ERR;
|
||||
}
|
||||
}
|
||||
|
||||
const char *iwarp_state_names[] = {
|
||||
"IDLE",
|
||||
"RTS",
|
||||
"TERMINATE",
|
||||
"CLOSING",
|
||||
"ERROR",
|
||||
};
|
||||
|
||||
int
|
||||
qed_iwarp_modify_qp(struct qed_hwfn *p_hwfn,
|
||||
struct qed_rdma_qp *qp,
|
||||
enum qed_iwarp_qp_state new_state, bool internal)
|
||||
{
|
||||
enum qed_iwarp_qp_state prev_iw_state;
|
||||
bool modify_fw = false;
|
||||
int rc = 0;
|
||||
|
||||
/* modify QP can be called from upper-layer or as a result of async
|
||||
* RST/FIN... therefore need to protect
|
||||
*/
|
||||
spin_lock_bh(&p_hwfn->p_rdma_info->iwarp.qp_lock);
|
||||
prev_iw_state = qp->iwarp_state;
|
||||
|
||||
if (prev_iw_state == new_state) {
|
||||
spin_unlock_bh(&p_hwfn->p_rdma_info->iwarp.qp_lock);
|
||||
return 0;
|
||||
}
|
||||
|
||||
switch (prev_iw_state) {
|
||||
case QED_IWARP_QP_STATE_IDLE:
|
||||
switch (new_state) {
|
||||
case QED_IWARP_QP_STATE_RTS:
|
||||
qp->iwarp_state = QED_IWARP_QP_STATE_RTS;
|
||||
break;
|
||||
case QED_IWARP_QP_STATE_ERROR:
|
||||
qp->iwarp_state = QED_IWARP_QP_STATE_ERROR;
|
||||
if (!internal)
|
||||
modify_fw = true;
|
||||
break;
|
||||
default:
|
||||
break;
|
||||
}
|
||||
break;
|
||||
case QED_IWARP_QP_STATE_RTS:
|
||||
switch (new_state) {
|
||||
case QED_IWARP_QP_STATE_CLOSING:
|
||||
if (!internal)
|
||||
modify_fw = true;
|
||||
|
||||
qp->iwarp_state = QED_IWARP_QP_STATE_CLOSING;
|
||||
break;
|
||||
case QED_IWARP_QP_STATE_ERROR:
|
||||
if (!internal)
|
||||
modify_fw = true;
|
||||
qp->iwarp_state = QED_IWARP_QP_STATE_ERROR;
|
||||
break;
|
||||
default:
|
||||
break;
|
||||
}
|
||||
break;
|
||||
case QED_IWARP_QP_STATE_ERROR:
|
||||
switch (new_state) {
|
||||
case QED_IWARP_QP_STATE_IDLE:
|
||||
|
||||
qp->iwarp_state = new_state;
|
||||
break;
|
||||
case QED_IWARP_QP_STATE_CLOSING:
|
||||
/* could happen due to race... do nothing.... */
|
||||
break;
|
||||
default:
|
||||
rc = -EINVAL;
|
||||
}
|
||||
break;
|
||||
case QED_IWARP_QP_STATE_TERMINATE:
|
||||
case QED_IWARP_QP_STATE_CLOSING:
|
||||
qp->iwarp_state = new_state;
|
||||
break;
|
||||
default:
|
||||
break;
|
||||
}
|
||||
|
||||
DP_VERBOSE(p_hwfn, QED_MSG_RDMA, "QP(0x%x) %s --> %s%s\n",
|
||||
qp->icid,
|
||||
iwarp_state_names[prev_iw_state],
|
||||
iwarp_state_names[qp->iwarp_state],
|
||||
internal ? "internal" : "");
|
||||
|
||||
spin_unlock_bh(&p_hwfn->p_rdma_info->iwarp.qp_lock);
|
||||
|
||||
if (modify_fw)
|
||||
rc = qed_iwarp_modify_fw(p_hwfn, qp);
|
||||
|
||||
return rc;
|
||||
}
|
||||
|
||||
int qed_iwarp_fw_destroy(struct qed_hwfn *p_hwfn, struct qed_rdma_qp *qp)
|
||||
{
|
||||
struct qed_sp_init_data init_data;
|
||||
struct qed_spq_entry *p_ent;
|
||||
int rc;
|
||||
|
||||
/* Get SPQ entry */
|
||||
memset(&init_data, 0, sizeof(init_data));
|
||||
init_data.cid = qp->icid;
|
||||
init_data.opaque_fid = p_hwfn->hw_info.opaque_fid;
|
||||
init_data.comp_mode = QED_SPQ_MODE_EBLOCK;
|
||||
|
||||
rc = qed_sp_init_request(p_hwfn, &p_ent,
|
||||
IWARP_RAMROD_CMD_ID_DESTROY_QP,
|
||||
p_hwfn->p_rdma_info->proto, &init_data);
|
||||
if (rc)
|
||||
return rc;
|
||||
|
||||
rc = qed_spq_post(p_hwfn, p_ent, NULL);
|
||||
|
||||
DP_VERBOSE(p_hwfn, QED_MSG_RDMA, "QP(0x%x) rc = %d\n", qp->icid, rc);
|
||||
|
||||
return rc;
|
||||
}
|
||||
|
||||
int qed_iwarp_destroy_qp(struct qed_hwfn *p_hwfn, struct qed_rdma_qp *qp)
|
||||
{
|
||||
int rc = 0;
|
||||
|
||||
if (qp->iwarp_state != QED_IWARP_QP_STATE_ERROR) {
|
||||
rc = qed_iwarp_modify_qp(p_hwfn, qp,
|
||||
QED_IWARP_QP_STATE_ERROR, false);
|
||||
if (rc)
|
||||
return rc;
|
||||
}
|
||||
|
||||
rc = qed_iwarp_fw_destroy(p_hwfn, qp);
|
||||
|
||||
if (qp->shared_queue)
|
||||
dma_free_coherent(&p_hwfn->cdev->pdev->dev,
|
||||
IWARP_SHARED_QUEUE_PAGE_SIZE,
|
||||
qp->shared_queue, qp->shared_queue_phys_addr);
|
||||
|
||||
return rc;
|
||||
}
|
||||
|
||||
#define QED_IWARP_MAX_CID_CLEAN_TIME 100
|
||||
#define QED_IWARP_MAX_NO_PROGRESS_CNT 5
|
||||
|
||||
/* This function waits for all the bits of a bmap to be cleared, as long as
|
||||
* there is progress ( i.e. the number of bits left to be cleared decreases )
|
||||
* the function continues.
|
||||
*/
|
||||
static int
|
||||
qed_iwarp_wait_cid_map_cleared(struct qed_hwfn *p_hwfn, struct qed_bmap *bmap)
|
||||
{
|
||||
int prev_weight = 0;
|
||||
int wait_count = 0;
|
||||
int weight = 0;
|
||||
|
||||
weight = bitmap_weight(bmap->bitmap, bmap->max_count);
|
||||
prev_weight = weight;
|
||||
|
||||
while (weight) {
|
||||
msleep(QED_IWARP_MAX_CID_CLEAN_TIME);
|
||||
|
||||
weight = bitmap_weight(bmap->bitmap, bmap->max_count);
|
||||
|
||||
if (prev_weight == weight) {
|
||||
wait_count++;
|
||||
} else {
|
||||
prev_weight = weight;
|
||||
wait_count = 0;
|
||||
}
|
||||
|
||||
if (wait_count > QED_IWARP_MAX_NO_PROGRESS_CNT) {
|
||||
DP_NOTICE(p_hwfn,
|
||||
"%s bitmap wait timed out (%d cids pending)\n",
|
||||
bmap->name, weight);
|
||||
return -EBUSY;
|
||||
}
|
||||
}
|
||||
return 0;
|
||||
}
|
||||
|
||||
static int qed_iwarp_wait_for_all_cids(struct qed_hwfn *p_hwfn)
|
||||
{
|
||||
/* Now wait for all cids to be completed */
|
||||
return qed_iwarp_wait_cid_map_cleared(p_hwfn,
|
||||
&p_hwfn->p_rdma_info->cid_map);
|
||||
}
|
||||
|
||||
int qed_iwarp_alloc(struct qed_hwfn *p_hwfn)
|
||||
{
|
||||
spin_lock_init(&p_hwfn->p_rdma_info->iwarp.iw_lock);
|
||||
|
||||
return 0;
|
||||
}
|
||||
|
||||
void qed_iwarp_resc_free(struct qed_hwfn *p_hwfn)
|
||||
{
|
||||
}
|
||||
|
||||
int qed_iwarp_setup(struct qed_hwfn *p_hwfn, struct qed_ptt *p_ptt,
|
||||
struct qed_rdma_start_in_params *params)
|
||||
{
|
||||
struct qed_iwarp_info *iwarp_info;
|
||||
u32 rcv_wnd_size;
|
||||
int rc = 0;
|
||||
|
||||
iwarp_info = &p_hwfn->p_rdma_info->iwarp;
|
||||
|
||||
iwarp_info->tcp_flags = QED_IWARP_TS_EN;
|
||||
rcv_wnd_size = QED_IWARP_RCV_WND_SIZE_DEF;
|
||||
|
||||
/* value 0 is used for ilog2(QED_IWARP_RCV_WND_SIZE_MIN) */
|
||||
iwarp_info->rcv_wnd_scale = ilog2(rcv_wnd_size) -
|
||||
ilog2(QED_IWARP_RCV_WND_SIZE_MIN);
|
||||
iwarp_info->crc_needed = QED_IWARP_PARAM_CRC_NEEDED;
|
||||
iwarp_info->mpa_rev = MPA_NEGOTIATION_TYPE_ENHANCED;
|
||||
|
||||
iwarp_info->peer2peer = QED_IWARP_PARAM_P2P;
|
||||
|
||||
spin_lock_init(&p_hwfn->p_rdma_info->iwarp.qp_lock);
|
||||
|
||||
qed_spq_register_async_cb(p_hwfn, PROTOCOLID_IWARP,
|
||||
qed_iwarp_async_event);
|
||||
|
||||
return rc;
|
||||
}
|
||||
|
||||
int qed_iwarp_stop(struct qed_hwfn *p_hwfn, struct qed_ptt *p_ptt)
|
||||
{
|
||||
int rc;
|
||||
|
||||
rc = qed_iwarp_wait_for_all_cids(p_hwfn);
|
||||
if (rc)
|
||||
return rc;
|
||||
|
||||
qed_spq_unregister_async_cb(p_hwfn, PROTOCOLID_IWARP);
|
||||
|
||||
return 0;
|
||||
}
|
||||
|
||||
static int qed_iwarp_async_event(struct qed_hwfn *p_hwfn,
|
||||
u8 fw_event_code, u16 echo,
|
||||
union event_ring_data *data,
|
||||
u8 fw_return_code)
|
||||
{
|
||||
return 0;
|
||||
}
|
||||
|
||||
void
|
||||
qed_iwarp_query_qp(struct qed_rdma_qp *qp,
|
||||
struct qed_rdma_query_qp_out_params *out_params)
|
||||
{
|
||||
out_params->state = qed_iwarp2roce_state(qp->iwarp_state);
|
||||
}
|
85
drivers/net/ethernet/qlogic/qed/qed_iwarp.h
Normal file
85
drivers/net/ethernet/qlogic/qed/qed_iwarp.h
Normal file
|
@ -0,0 +1,85 @@
|
|||
/* QLogic qed NIC Driver
|
||||
* Copyright (c) 2015-2017 QLogic Corporation
|
||||
*
|
||||
* This software is available to you under a choice of one of two
|
||||
* licenses. You may choose to be licensed under the terms of the GNU
|
||||
* General Public License (GPL) Version 2, available from the file
|
||||
* COPYING in the main directory of this source tree, or the
|
||||
* OpenIB.org BSD license below:
|
||||
*
|
||||
* Redistribution and use in source and binary forms, with or
|
||||
* without modification, are permitted provided that the following
|
||||
* conditions are met:
|
||||
*
|
||||
* - Redistributions of source code must retain the above
|
||||
* copyright notice, this list of conditions and the following
|
||||
* disclaimer.
|
||||
*
|
||||
* - Redistributions in binary form must reproduce the above
|
||||
* copyright notice, this list of conditions and the following
|
||||
* disclaimer in the documentation and /or other materials
|
||||
* provided with the distribution.
|
||||
*
|
||||
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
|
||||
* EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
|
||||
* MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
|
||||
* NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS
|
||||
* BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN
|
||||
* ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN
|
||||
* CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
|
||||
* SOFTWARE.
|
||||
*/
|
||||
#ifndef _QED_IWARP_H
|
||||
#define _QED_IWARP_H
|
||||
|
||||
enum qed_iwarp_qp_state {
|
||||
QED_IWARP_QP_STATE_IDLE,
|
||||
QED_IWARP_QP_STATE_RTS,
|
||||
QED_IWARP_QP_STATE_TERMINATE,
|
||||
QED_IWARP_QP_STATE_CLOSING,
|
||||
QED_IWARP_QP_STATE_ERROR,
|
||||
};
|
||||
|
||||
enum qed_iwarp_qp_state qed_roce2iwarp_state(enum qed_roce_qp_state state);
|
||||
|
||||
struct qed_iwarp_info {
|
||||
spinlock_t iw_lock; /* for iwarp resources */
|
||||
spinlock_t qp_lock; /* for teardown races */
|
||||
u32 rcv_wnd_scale;
|
||||
u16 max_mtu;
|
||||
u8 mac_addr[ETH_ALEN];
|
||||
u8 crc_needed;
|
||||
u8 tcp_flags;
|
||||
u8 peer2peer;
|
||||
enum mpa_negotiation_mode mpa_rev;
|
||||
enum mpa_rtr_type rtr_type;
|
||||
};
|
||||
|
||||
int qed_iwarp_alloc(struct qed_hwfn *p_hwfn);
|
||||
|
||||
int qed_iwarp_setup(struct qed_hwfn *p_hwfn, struct qed_ptt *p_ptt,
|
||||
struct qed_rdma_start_in_params *params);
|
||||
|
||||
int qed_iwarp_stop(struct qed_hwfn *p_hwfn, struct qed_ptt *p_ptt);
|
||||
|
||||
void qed_iwarp_resc_free(struct qed_hwfn *p_hwfn);
|
||||
|
||||
void qed_iwarp_init_devinfo(struct qed_hwfn *p_hwfn);
|
||||
|
||||
void qed_iwarp_init_hw(struct qed_hwfn *p_hwfn, struct qed_ptt *p_ptt);
|
||||
|
||||
int qed_iwarp_create_qp(struct qed_hwfn *p_hwfn,
|
||||
struct qed_rdma_qp *qp,
|
||||
struct qed_rdma_create_qp_out_params *out_params);
|
||||
|
||||
int qed_iwarp_modify_qp(struct qed_hwfn *p_hwfn, struct qed_rdma_qp *qp,
|
||||
enum qed_iwarp_qp_state new_state, bool internal);
|
||||
|
||||
int qed_iwarp_destroy_qp(struct qed_hwfn *p_hwfn, struct qed_rdma_qp *qp);
|
||||
|
||||
int qed_iwarp_fw_destroy(struct qed_hwfn *p_hwfn, struct qed_rdma_qp *qp);
|
||||
|
||||
void qed_iwarp_query_qp(struct qed_rdma_qp *qp,
|
||||
struct qed_rdma_query_qp_out_params *out_params);
|
||||
|
||||
#endif
|
|
@ -161,7 +161,10 @@ static int qed_rdma_alloc(struct qed_hwfn *p_hwfn,
|
|||
num_cons = qed_cxt_get_proto_cid_count(p_hwfn, p_rdma_info->proto,
|
||||
NULL);
|
||||
|
||||
p_rdma_info->num_qps = num_cons / 2;
|
||||
if (QED_IS_IWARP_PERSONALITY(p_hwfn))
|
||||
p_rdma_info->num_qps = num_cons;
|
||||
else
|
||||
p_rdma_info->num_qps = num_cons / 2; /* 2 cids per qp */
|
||||
|
||||
num_tasks = qed_cxt_get_proto_tid_count(p_hwfn, PROTOCOLID_ROCE);
|
||||
|
||||
|
@ -252,6 +255,13 @@ static int qed_rdma_alloc(struct qed_hwfn *p_hwfn,
|
|||
"Failed to allocate real cid bitmap, rc = %d\n", rc);
|
||||
goto free_cid_map;
|
||||
}
|
||||
|
||||
if (QED_IS_IWARP_PERSONALITY(p_hwfn))
|
||||
rc = qed_iwarp_alloc(p_hwfn);
|
||||
|
||||
if (rc)
|
||||
goto free_cid_map;
|
||||
|
||||
DP_VERBOSE(p_hwfn, QED_MSG_RDMA, "Allocation successful\n");
|
||||
return 0;
|
||||
|
||||
|
@ -329,6 +339,9 @@ static void qed_rdma_resc_free(struct qed_hwfn *p_hwfn)
|
|||
{
|
||||
struct qed_rdma_info *p_rdma_info = p_hwfn->p_rdma_info;
|
||||
|
||||
if (QED_IS_IWARP_PERSONALITY(p_hwfn))
|
||||
qed_iwarp_resc_free(p_hwfn);
|
||||
|
||||
qed_rdma_bmap_free(p_hwfn, &p_hwfn->p_rdma_info->cid_map, 1);
|
||||
qed_rdma_bmap_free(p_hwfn, &p_hwfn->p_rdma_info->pd_map, 1);
|
||||
qed_rdma_bmap_free(p_hwfn, &p_hwfn->p_rdma_info->dpi_map, 1);
|
||||
|
@ -470,6 +483,9 @@ static void qed_rdma_init_devinfo(struct qed_hwfn *p_hwfn,
|
|||
|
||||
if (pci_status_control & PCI_EXP_DEVCTL2_LTR_EN)
|
||||
SET_FIELD(dev->dev_caps, QED_RDMA_DEV_CAP_ATOMIC_OP, 1);
|
||||
|
||||
if (QED_IS_IWARP_PERSONALITY(p_hwfn))
|
||||
qed_iwarp_init_devinfo(p_hwfn);
|
||||
}
|
||||
|
||||
static void qed_rdma_init_port(struct qed_hwfn *p_hwfn)
|
||||
|
@ -490,29 +506,17 @@ static void qed_rdma_init_port(struct qed_hwfn *p_hwfn)
|
|||
|
||||
static int qed_rdma_init_hw(struct qed_hwfn *p_hwfn, struct qed_ptt *p_ptt)
|
||||
{
|
||||
u32 ll2_ethertype_en;
|
||||
int rc = 0;
|
||||
|
||||
DP_VERBOSE(p_hwfn, QED_MSG_RDMA, "Initializing HW\n");
|
||||
p_hwfn->b_rdma_enabled_in_prs = false;
|
||||
|
||||
qed_wr(p_hwfn, p_ptt, PRS_REG_ROCE_DEST_QP_MAX_PF, 0);
|
||||
if (QED_IS_IWARP_PERSONALITY(p_hwfn))
|
||||
qed_iwarp_init_hw(p_hwfn, p_ptt);
|
||||
else
|
||||
rc = qed_roce_init_hw(p_hwfn, p_ptt);
|
||||
|
||||
p_hwfn->rdma_prs_search_reg = PRS_REG_SEARCH_ROCE;
|
||||
|
||||
/* We delay writing to this reg until first cid is allocated. See
|
||||
* qed_cxt_dynamic_ilt_alloc function for more details
|
||||
*/
|
||||
ll2_ethertype_en = qed_rd(p_hwfn, p_ptt, PRS_REG_LIGHT_L2_ETHERTYPE_EN);
|
||||
qed_wr(p_hwfn, p_ptt, PRS_REG_LIGHT_L2_ETHERTYPE_EN,
|
||||
(ll2_ethertype_en | 0x01));
|
||||
|
||||
if (qed_cxt_get_proto_cid_start(p_hwfn, PROTOCOLID_ROCE) % 2) {
|
||||
DP_NOTICE(p_hwfn, "The first RoCE's cid should be even\n");
|
||||
return -EINVAL;
|
||||
}
|
||||
|
||||
DP_VERBOSE(p_hwfn, QED_MSG_RDMA, "Initializing HW - Done\n");
|
||||
return 0;
|
||||
return rc;
|
||||
}
|
||||
|
||||
static int qed_rdma_start_fw(struct qed_hwfn *p_hwfn,
|
||||
|
@ -544,7 +548,10 @@ static int qed_rdma_start_fw(struct qed_hwfn *p_hwfn,
|
|||
if (rc)
|
||||
return rc;
|
||||
|
||||
p_ramrod = &p_ent->ramrod.roce_init_func.rdma;
|
||||
if (QED_IS_IWARP_PERSONALITY(p_hwfn))
|
||||
p_ramrod = &p_ent->ramrod.iwarp_init_func.rdma;
|
||||
else
|
||||
p_ramrod = &p_ent->ramrod.roce_init_func.rdma;
|
||||
|
||||
p_params_header = &p_ramrod->params_header;
|
||||
p_params_header->cnq_start_offset = (u8)RESC_START(p_hwfn,
|
||||
|
@ -641,7 +648,15 @@ static int qed_rdma_setup(struct qed_hwfn *p_hwfn,
|
|||
if (rc)
|
||||
return rc;
|
||||
|
||||
qed_roce_setup(p_hwfn);
|
||||
if (QED_IS_IWARP_PERSONALITY(p_hwfn)) {
|
||||
rc = qed_iwarp_setup(p_hwfn, p_ptt, params);
|
||||
if (rc)
|
||||
return rc;
|
||||
} else {
|
||||
rc = qed_roce_setup(p_hwfn);
|
||||
if (rc)
|
||||
return rc;
|
||||
}
|
||||
|
||||
return qed_rdma_start_fw(p_hwfn, params, p_ptt);
|
||||
}
|
||||
|
@ -675,7 +690,16 @@ int qed_rdma_stop(void *rdma_cxt)
|
|||
qed_wr(p_hwfn, p_ptt, PRS_REG_LIGHT_L2_ETHERTYPE_EN,
|
||||
(ll2_ethertype_en & 0xFFFE));
|
||||
|
||||
qed_roce_stop(p_hwfn);
|
||||
if (QED_IS_IWARP_PERSONALITY(p_hwfn)) {
|
||||
rc = qed_iwarp_stop(p_hwfn, p_ptt);
|
||||
if (rc) {
|
||||
qed_ptt_release(p_hwfn, p_ptt);
|
||||
return rc;
|
||||
}
|
||||
} else {
|
||||
qed_roce_stop(p_hwfn);
|
||||
}
|
||||
|
||||
qed_ptt_release(p_hwfn, p_ptt);
|
||||
|
||||
/* Get SPQ entry */
|
||||
|
@ -810,7 +834,9 @@ static int qed_fill_rdma_dev_info(struct qed_dev *cdev,
|
|||
|
||||
memset(info, 0, sizeof(*info));
|
||||
|
||||
info->rdma_type = QED_RDMA_TYPE_ROCE;
|
||||
info->rdma_type = QED_IS_ROCE_PERSONALITY(p_hwfn) ?
|
||||
QED_RDMA_TYPE_ROCE : QED_RDMA_TYPE_IWARP;
|
||||
|
||||
info->user_dpm_enabled = (p_hwfn->db_bar_no_edpm == 0);
|
||||
|
||||
qed_fill_dev_info(cdev, &info->common);
|
||||
|
@ -1112,7 +1138,7 @@ static int qed_rdma_query_qp(void *rdma_cxt,
|
|||
struct qed_rdma_query_qp_out_params *out_params)
|
||||
{
|
||||
struct qed_hwfn *p_hwfn = (struct qed_hwfn *)rdma_cxt;
|
||||
int rc;
|
||||
int rc = 0;
|
||||
|
||||
DP_VERBOSE(p_hwfn, QED_MSG_RDMA, "icid = %08x\n", qp->icid);
|
||||
|
||||
|
@ -1138,7 +1164,10 @@ static int qed_rdma_query_qp(void *rdma_cxt,
|
|||
out_params->max_dest_rd_atomic = qp->max_rd_atomic_resp;
|
||||
out_params->sqd_async = qp->sqd_async;
|
||||
|
||||
rc = qed_roce_query_qp(p_hwfn, qp, out_params);
|
||||
if (QED_IS_IWARP_PERSONALITY(p_hwfn))
|
||||
qed_iwarp_query_qp(qp, out_params);
|
||||
else
|
||||
rc = qed_roce_query_qp(p_hwfn, qp, out_params);
|
||||
|
||||
DP_VERBOSE(p_hwfn, QED_MSG_RDMA, "Query QP, rc = %d\n", rc);
|
||||
return rc;
|
||||
|
@ -1151,7 +1180,10 @@ static int qed_rdma_destroy_qp(void *rdma_cxt, struct qed_rdma_qp *qp)
|
|||
|
||||
DP_VERBOSE(p_hwfn, QED_MSG_RDMA, "icid = %08x\n", qp->icid);
|
||||
|
||||
rc = qed_roce_destroy_qp(p_hwfn, qp);
|
||||
if (QED_IS_IWARP_PERSONALITY(p_hwfn))
|
||||
rc = qed_iwarp_destroy_qp(p_hwfn, qp);
|
||||
else
|
||||
rc = qed_roce_destroy_qp(p_hwfn, qp);
|
||||
|
||||
/* free qp params struct */
|
||||
kfree(qp);
|
||||
|
@ -1190,20 +1222,27 @@ qed_rdma_create_qp(void *rdma_cxt,
|
|||
return NULL;
|
||||
}
|
||||
|
||||
if (QED_IS_IWARP_PERSONALITY(p_hwfn)) {
|
||||
if (in_params->sq_num_pages * sizeof(struct regpair) >
|
||||
IWARP_SHARED_QUEUE_PAGE_SQ_PBL_MAX_SIZE) {
|
||||
DP_NOTICE(p_hwfn->cdev,
|
||||
"Sq num pages: %d exceeds maximum\n",
|
||||
in_params->sq_num_pages);
|
||||
return NULL;
|
||||
}
|
||||
if (in_params->rq_num_pages * sizeof(struct regpair) >
|
||||
IWARP_SHARED_QUEUE_PAGE_RQ_PBL_MAX_SIZE) {
|
||||
DP_NOTICE(p_hwfn->cdev,
|
||||
"Rq num pages: %d exceeds maximum\n",
|
||||
in_params->rq_num_pages);
|
||||
return NULL;
|
||||
}
|
||||
}
|
||||
|
||||
qp = kzalloc(sizeof(*qp), GFP_KERNEL);
|
||||
if (!qp)
|
||||
return NULL;
|
||||
|
||||
rc = qed_roce_alloc_cid(p_hwfn, &qp->icid);
|
||||
qp->qpid = ((0xFF << 16) | qp->icid);
|
||||
|
||||
DP_INFO(p_hwfn, "ROCE qpid=%x\n", qp->qpid);
|
||||
|
||||
if (rc) {
|
||||
kfree(qp);
|
||||
return NULL;
|
||||
}
|
||||
|
||||
qp->cur_state = QED_ROCE_QP_STATE_RESET;
|
||||
qp->qp_handle.hi = cpu_to_le32(in_params->qp_handle_hi);
|
||||
qp->qp_handle.lo = cpu_to_le32(in_params->qp_handle_lo);
|
||||
|
@ -1226,6 +1265,19 @@ qed_rdma_create_qp(void *rdma_cxt,
|
|||
qp->e2e_flow_control_en = qp->use_srq ? false : true;
|
||||
qp->stats_queue = in_params->stats_queue;
|
||||
|
||||
if (QED_IS_IWARP_PERSONALITY(p_hwfn)) {
|
||||
rc = qed_iwarp_create_qp(p_hwfn, qp, out_params);
|
||||
qp->qpid = qp->icid;
|
||||
} else {
|
||||
rc = qed_roce_alloc_cid(p_hwfn, &qp->icid);
|
||||
qp->qpid = ((0xFF << 16) | qp->icid);
|
||||
}
|
||||
|
||||
if (rc) {
|
||||
kfree(qp);
|
||||
return NULL;
|
||||
}
|
||||
|
||||
out_params->icid = qp->icid;
|
||||
out_params->qp_id = qp->qpid;
|
||||
|
||||
|
@ -1324,7 +1376,14 @@ static int qed_rdma_modify_qp(void *rdma_cxt,
|
|||
qp->cur_state);
|
||||
}
|
||||
|
||||
rc = qed_roce_modify_qp(p_hwfn, qp, prev_state, params);
|
||||
if (QED_IS_IWARP_PERSONALITY(p_hwfn)) {
|
||||
enum qed_iwarp_qp_state new_state =
|
||||
qed_roce2iwarp_state(qp->cur_state);
|
||||
|
||||
rc = qed_iwarp_modify_qp(p_hwfn, qp, new_state, 0);
|
||||
} else {
|
||||
rc = qed_roce_modify_qp(p_hwfn, qp, prev_state, params);
|
||||
}
|
||||
|
||||
DP_VERBOSE(p_hwfn, QED_MSG_RDMA, "Modify QP, rc = %d\n", rc);
|
||||
return rc;
|
||||
|
|
|
@ -42,6 +42,7 @@
|
|||
#include "qed.h"
|
||||
#include "qed_dev_api.h"
|
||||
#include "qed_hsi.h"
|
||||
#include "qed_iwarp.h"
|
||||
#include "qed_roce.h"
|
||||
|
||||
#define QED_RDMA_MAX_FMR (RDMA_MAX_TIDS)
|
||||
|
@ -97,6 +98,7 @@ struct qed_rdma_info {
|
|||
u16 queue_zone_base;
|
||||
u16 max_queue_zones;
|
||||
enum protocol_type proto;
|
||||
struct qed_iwarp_info iwarp;
|
||||
};
|
||||
|
||||
struct qed_rdma_qp {
|
||||
|
@ -105,6 +107,7 @@ struct qed_rdma_qp {
|
|||
u32 qpid;
|
||||
u16 icid;
|
||||
enum qed_roce_qp_state cur_state;
|
||||
enum qed_iwarp_qp_state iwarp_state;
|
||||
bool use_srq;
|
||||
bool signal_all;
|
||||
bool fmr_and_reserved_lkey;
|
||||
|
|
|
@ -1149,3 +1149,23 @@ int qed_roce_setup(struct qed_hwfn *p_hwfn)
|
|||
qed_roce_async_event);
|
||||
}
|
||||
|
||||
int qed_roce_init_hw(struct qed_hwfn *p_hwfn, struct qed_ptt *p_ptt)
|
||||
{
|
||||
u32 ll2_ethertype_en;
|
||||
|
||||
qed_wr(p_hwfn, p_ptt, PRS_REG_ROCE_DEST_QP_MAX_PF, 0);
|
||||
|
||||
p_hwfn->rdma_prs_search_reg = PRS_REG_SEARCH_ROCE;
|
||||
|
||||
ll2_ethertype_en = qed_rd(p_hwfn, p_ptt, PRS_REG_LIGHT_L2_ETHERTYPE_EN);
|
||||
qed_wr(p_hwfn, p_ptt, PRS_REG_LIGHT_L2_ETHERTYPE_EN,
|
||||
(ll2_ethertype_en | 0x01));
|
||||
|
||||
if (qed_cxt_get_proto_cid_start(p_hwfn, PROTOCOLID_ROCE) % 2) {
|
||||
DP_NOTICE(p_hwfn, "The first RoCE's cid should be even\n");
|
||||
return -EINVAL;
|
||||
}
|
||||
|
||||
DP_VERBOSE(p_hwfn, QED_MSG_RDMA, "Initializing HW - Done\n");
|
||||
return 0;
|
||||
}
|
||||
|
|
|
@ -104,12 +104,15 @@ union ramrod_data {
|
|||
struct roce_query_qp_req_ramrod_data roce_query_qp_req;
|
||||
struct roce_destroy_qp_resp_ramrod_data roce_destroy_qp_resp;
|
||||
struct roce_destroy_qp_req_ramrod_data roce_destroy_qp_req;
|
||||
struct roce_init_func_ramrod_data roce_init_func;
|
||||
struct rdma_create_cq_ramrod_data rdma_create_cq;
|
||||
struct rdma_destroy_cq_ramrod_data rdma_destroy_cq;
|
||||
struct rdma_srq_create_ramrod_data rdma_create_srq;
|
||||
struct rdma_srq_destroy_ramrod_data rdma_destroy_srq;
|
||||
struct rdma_srq_modify_ramrod_data rdma_modify_srq;
|
||||
struct roce_init_func_ramrod_data roce_init_func;
|
||||
struct iwarp_create_qp_ramrod_data iwarp_create_qp;
|
||||
struct iwarp_modify_qp_ramrod_data iwarp_modify_qp;
|
||||
struct iwarp_init_func_ramrod_data iwarp_init_func;
|
||||
struct fcoe_init_ramrod_params fcoe_init;
|
||||
struct fcoe_conn_offload_ramrod_params fcoe_conn_ofld;
|
||||
struct fcoe_conn_terminate_ramrod_params fcoe_conn_terminate;
|
||||
|
|
53
include/linux/qed/iwarp_common.h
Normal file
53
include/linux/qed/iwarp_common.h
Normal file
|
@ -0,0 +1,53 @@
|
|||
/* QLogic qed NIC Driver
|
||||
* Copyright (c) 2015-2017 QLogic Corporation
|
||||
*
|
||||
* This software is available to you under a choice of one of two
|
||||
* licenses. You may choose to be licensed under the terms of the GNU
|
||||
* General Public License (GPL) Version 2, available from the file
|
||||
* COPYING in the main directory of this source tree, or the
|
||||
* OpenIB.org BSD license below:
|
||||
*
|
||||
* Redistribution and use in source and binary forms, with or
|
||||
* without modification, are permitted provided that the following
|
||||
* conditions are met:
|
||||
*
|
||||
* - Redistributions of source code must retain the above
|
||||
* copyright notice, this list of conditions and the following
|
||||
* disclaimer.
|
||||
*
|
||||
* - Redistributions in binary form must reproduce the above
|
||||
* copyright notice, this list of conditions and the following
|
||||
* disclaimer in the documentation and /or other materials
|
||||
* provided with the distribution.
|
||||
*
|
||||
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
|
||||
* EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
|
||||
* MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
|
||||
* NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS
|
||||
* BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN
|
||||
* ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN
|
||||
* CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
|
||||
* SOFTWARE.
|
||||
*/
|
||||
#ifndef __IWARP_COMMON__
|
||||
#define __IWARP_COMMON__
|
||||
#include <linux/qed/rdma_common.h>
|
||||
/************************/
|
||||
/* IWARP FW CONSTANTS */
|
||||
/************************/
|
||||
|
||||
#define IWARP_ACTIVE_MODE 0
|
||||
#define IWARP_PASSIVE_MODE 1
|
||||
|
||||
#define IWARP_SHARED_QUEUE_PAGE_SIZE (0x8000)
|
||||
#define IWARP_SHARED_QUEUE_PAGE_RQ_PBL_OFFSET (0x4000)
|
||||
#define IWARP_SHARED_QUEUE_PAGE_RQ_PBL_MAX_SIZE (0x1000)
|
||||
#define IWARP_SHARED_QUEUE_PAGE_SQ_PBL_OFFSET (0x5000)
|
||||
#define IWARP_SHARED_QUEUE_PAGE_SQ_PBL_MAX_SIZE (0x3000)
|
||||
|
||||
#define IWARP_REQ_MAX_INLINE_DATA_SIZE (128)
|
||||
#define IWARP_REQ_MAX_SINGLE_SQ_WQE_SIZE (176)
|
||||
|
||||
#define IWARP_MAX_QPS (64 * 1024)
|
||||
|
||||
#endif /* __IWARP_COMMON__ */
|
|
@ -491,6 +491,7 @@ struct qed_roce_ll2_packet {
|
|||
|
||||
enum qed_rdma_type {
|
||||
QED_RDMA_TYPE_ROCE,
|
||||
QED_RDMA_TYPE_IWARP
|
||||
};
|
||||
|
||||
struct qed_dev_rdma_info {
|
||||
|
|
Loading…
Reference in a new issue