mirrors
/
linux-stable
mirror of https://git.kernel.org/pub/scm/linux/kernel/git/stable/linux.git
1
0
Fork 0
Code Issues Releases Wiki Activity

ARM: dts: imx6/7: Remove unit-address from anatop regulators 

Remove unit-address and reg property from anatop regulators to fix
the following DTC warnings with W=1:

arch/arm/boot/dts/imx6dl-apf6dev.dtb: Warning (unique_unit_address): /soc/aips-bus@2000000/anatop@20c8000/regulator-vddcore@20c8140: duplicate unit-address (also used in node /soc/aips-bus@2000000/anatop@20c8000/regulator-vddpu@20c8140)
arch/arm/boot/dts/imx6dl-apf6dev.dtb: Warning (unique_unit_address): /soc/aips-bus@2000000/anatop@20c8000/regulator-vddcore@20c8140: duplicate unit-address (also used in node /soc/aips-bus@2000000/anatop@20c8000/regulator-vddsoc@20c8140)
arch/arm/boot/dts/imx6dl-apf6dev.dtb: Warning (unique_unit_address): /soc/aips-bus@2000000/anatop@20c8000/regulator-vddpu@20c8140: duplicate unit-address (also used in node /soc/aips-bus@2000000/anatop@20c8000/regulator-vddsoc@20c8140)

Signed-off-by: Fabio Estevam <fabio.estevam@nxp.com>
Signed-off-by: Shawn Guo <shawnguo@kernel.org>
This commit is contained in:
Fabio Estevam 2018-05-14 10:31:54 -03:00 committed by Shawn Guo
parent 1f31e25376
commit 71db394874
5 changed files with 23 additions and 56 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

20
arch/arm/boot/dts/imx6qdl.dtsi
View File

@ -685,11 +685,8 @@
interrupts = <0 49 IRQ_TYPE_LEVEL_HIGH>,
<0 54 IRQ_TYPE_LEVEL_HIGH>,
<0 127 IRQ_TYPE_LEVEL_HIGH>;
#address-cells = <1>;
#size-cells = <0>;
regulator-1p1@20c8110 {
reg = <0x20c8110>;
regulator-1p1 {
compatible = "fsl,anatop-regulator";
regulator-name = "vdd1p1";
regulator-min-microvolt = <1000000>;
@ -704,8 +701,7 @@
anatop-enable-bit = <0>;
};
regulator-3p0@20c8120 {
reg = <0x20c8120>;
regulator-3p0 {
compatible = "fsl,anatop-regulator";
regulator-name = "vdd3p0";
regulator-min-microvolt = <2800000>;
@ -720,8 +716,7 @@
anatop-enable-bit = <0>;
};
regulator-2p5@20c8130 {
reg = <0x20c8130>;
regulator-2p5 {
compatible = "fsl,anatop-regulator";
regulator-name = "vdd2p5";
regulator-min-microvolt = <2250000>;
@ -736,8 +731,7 @@
anatop-enable-bit = <0>;
};
reg_arm: regulator-vddcore@20c8140 {
reg = <0x20c8140>;
reg_arm: regulator-vddcore {
compatible = "fsl,anatop-regulator";
regulator-name = "vddarm";
regulator-min-microvolt = <725000>;
@ -754,8 +748,7 @@
anatop-max-voltage = <1450000>;
};
reg_pu: regulator-vddpu@20c8140 {
reg = <0x20c8140>;
reg_pu: regulator-vddpu {
compatible = "fsl,anatop-regulator";
regulator-name = "vddpu";
regulator-min-microvolt = <725000>;
@ -772,8 +765,7 @@
anatop-max-voltage = <1450000>;
};
reg_soc: regulator-vddsoc@20c8140 {
reg = <0x20c8140>;
reg_soc: regulator-vddsoc {
compatible = "fsl,anatop-regulator";
regulator-name = "vddsoc";
regulator-min-microvolt = <725000>;

20
arch/arm/boot/dts/imx6sl.dtsi
View File

@ -519,11 +519,8 @@
interrupts = <0 49 IRQ_TYPE_LEVEL_HIGH>,
<0 54 IRQ_TYPE_LEVEL_HIGH>,
<0 127 IRQ_TYPE_LEVEL_HIGH>;
#address-cells = <1>;
#size-cells = <0>;
regulator-1p1@20c8110 {
reg = <0x20c8110>;
regulator-1p1 {
compatible = "fsl,anatop-regulator";
regulator-name = "vdd1p1";
regulator-min-microvolt = <800000>;
@ -538,8 +535,7 @@
anatop-enable-bit = <0>;
};
regulator-3p0@20c8120 {
reg = <0x20c8120>;
regulator-3p0 {
compatible = "fsl,anatop-regulator";
regulator-name = "vdd3p0";
regulator-min-microvolt = <2800000>;
@ -554,8 +550,7 @@
anatop-enable-bit = <0>;
};
regulator-2p5@20c8130 {
reg = <0x20c8130>;
regulator-2p5 {
compatible = "fsl,anatop-regulator";
regulator-name = "vdd2p5";
regulator-min-microvolt = <2100000>;
@ -570,8 +565,7 @@
anatop-enable-bit = <0>;
};
reg_arm: regulator-vddcore@20c8140 {
reg = <0x20c8140>;
reg_arm: regulator-vddcore {
compatible = "fsl,anatop-regulator";
regulator-name = "vddarm";
regulator-min-microvolt = <725000>;
@ -588,8 +582,7 @@
anatop-max-voltage = <1450000>;
};
reg_pu: regulator-vddpu@20c8140 {
reg = <0x20c8140>;
reg_pu: regulator-vddpu {
compatible = "fsl,anatop-regulator";
regulator-name = "vddpu";
regulator-min-microvolt = <725000>;
@ -606,8 +599,7 @@
anatop-max-voltage = <1450000>;
};
reg_soc: regulator-vddsoc@20c8140 {
reg = <0x20c8140>;
reg_soc: regulator-vddsoc {
compatible = "fsl,anatop-regulator";
regulator-name = "vddsoc";
regulator-min-microvolt = <725000>;

20
arch/arm/boot/dts/imx6sx.dtsi
View File

@ -587,11 +587,8 @@
interrupts = <GIC_SPI 49 IRQ_TYPE_LEVEL_HIGH>,
<GIC_SPI 54 IRQ_TYPE_LEVEL_HIGH>,
<GIC_SPI 127 IRQ_TYPE_LEVEL_HIGH>;
#address-cells = <1>;
#size-cells = <0>;
regulator-1p1@20c8110 {
reg = <0x20c8110>;
regulator-1p1 {
compatible = "fsl,anatop-regulator";
regulator-name = "vdd1p1";
regulator-min-microvolt = <800000>;
@ -606,8 +603,7 @@
anatop-enable-bit = <0>;
};
regulator-3p0@20c8120 {
reg = <0x20c8120>;
regulator-3p0 {
compatible = "fsl,anatop-regulator";
regulator-name = "vdd3p0";
regulator-min-microvolt = <2800000>;
@ -622,8 +618,7 @@
anatop-enable-bit = <0>;
};
regulator-2p5@20c8130 {
reg = <0x20c8130>;
regulator-2p5 {
compatible = "fsl,anatop-regulator";
regulator-name = "vdd2p5";
regulator-min-microvolt = <2100000>;
@ -638,8 +633,7 @@
anatop-enable-bit = <0>;
};
reg_arm: regulator-vddcore@20c8140 {
reg = <0x20c8140>;
reg_arm: regulator-vddcore {
compatible = "fsl,anatop-regulator";
regulator-name = "vddarm";
regulator-min-microvolt = <725000>;
@ -656,8 +650,7 @@
anatop-max-voltage = <1450000>;
};
reg_pcie: regulator-vddpcie@20c8140 {
reg = <0x20c8140>;
reg_pcie: regulator-vddpcie {
compatible = "fsl,anatop-regulator";
regulator-name = "vddpcie";
regulator-min-microvolt = <725000>;
@ -673,8 +666,7 @@
anatop-max-voltage = <1450000>;
};
reg_soc: regulator-vddsoc@20c8140 {
reg = <0x20c8140>;
reg_soc: regulator-vddsoc {
compatible = "fsl,anatop-regulator";
regulator-name = "vddsoc";
regulator-min-microvolt = <725000>;

11
arch/arm/boot/dts/imx6ul.dtsi
View File

@ -547,11 +547,8 @@
interrupts = <GIC_SPI 49 IRQ_TYPE_LEVEL_HIGH>,
<GIC_SPI 54 IRQ_TYPE_LEVEL_HIGH>,
<GIC_SPI 127 IRQ_TYPE_LEVEL_HIGH>;
#address-cells = <1>;
#size-cells = <0>;
reg_3p0: regulator-3p0@20c8110 {
reg = <0x20c8110>;
reg_3p0: regulator-3p0 {
compatible = "fsl,anatop-regulator";
regulator-name = "vdd3p0";
regulator-min-microvolt = <2625000>;
@ -565,8 +562,7 @@
anatop-enable-bit = <0>;
};
reg_arm: regulator-vddcore@20c8140 {
reg = <0x20c8140>;
reg_arm: regulator-vddcore {
compatible = "fsl,anatop-regulator";
regulator-name = "cpu";
regulator-min-microvolt = <725000>;
@ -583,8 +579,7 @@
anatop-max-voltage = <1450000>;
};
reg_soc: regulator-vddsoc@20c8140 {
reg = <0x20c8140>;
reg_soc: regulator-vddsoc {
compatible = "fsl,anatop-regulator";
regulator-name = "vddsoc";
regulator-min-microvolt = <725000>;

8
arch/arm/boot/dts/imx7s.dtsi
View File

@ -519,11 +519,8 @@
reg = <0x30360000 0x10000>;
interrupts = <GIC_SPI 49 IRQ_TYPE_LEVEL_HIGH>,
<GIC_SPI 51 IRQ_TYPE_LEVEL_HIGH>;
#address-cells = <1>;
#size-cells = <0>;
reg_1p0d: regulator-vdd1p0d@30360210 {
reg = <0x30360210>;
reg_1p0d: regulator-vdd1p0d {
compatible = "fsl,anatop-regulator";
regulator-name = "vdd1p0d";
regulator-min-microvolt = <800000>;
@ -537,8 +534,7 @@
anatop-enable-bit = <0>;
};
reg_1p2: regulator-vdd1p2@30360220 {
reg = <0x30360220>;
reg_1p2: regulator-vdd1p2 {
compatible = "fsl,anatop-regulator";
regulator-name = "vdd1p2";
regulator-min-microvolt = <1100000>;