mirror of
https://git.kernel.org/pub/scm/linux/kernel/git/stable/linux.git
synced 2024-08-27 11:19:37 +00:00
drm/amdgpu: enter rlc safe mode before set cgpg
Signed-off-by: Huang Rui <ray.huang@amd.com> Acked-by: Hawking Zhang <Hawking.Zhang@amd.com> Acked-by: Alex Deucher <alexander.deucher@amd.com> Acked-by: Christian König <christian.koenig@amd.com> Signed-off-by: Alex Deucher <alexander.deucher@amd.com>
This commit is contained in:
parent
621a6318ad
commit
72408a41d0
1 changed files with 3 additions and 4 deletions
|
@ -3394,8 +3394,7 @@ static void gfx_v9_0_exit_rlc_safe_mode(struct amdgpu_device *adev)
|
||||||
static void gfx_v9_0_update_gfx_cg_power_gating(struct amdgpu_device *adev,
|
static void gfx_v9_0_update_gfx_cg_power_gating(struct amdgpu_device *adev,
|
||||||
bool enable)
|
bool enable)
|
||||||
{
|
{
|
||||||
/* TODO: double check if we need to perform under safe mdoe */
|
gfx_v9_0_enter_rlc_safe_mode(adev);
|
||||||
/* gfx_v9_0_enter_rlc_safe_mode(adev); */
|
|
||||||
|
|
||||||
if ((adev->pg_flags & AMD_PG_SUPPORT_GFX_PG) && enable) {
|
if ((adev->pg_flags & AMD_PG_SUPPORT_GFX_PG) && enable) {
|
||||||
gfx_v9_0_enable_gfx_cg_power_gating(adev, true);
|
gfx_v9_0_enable_gfx_cg_power_gating(adev, true);
|
||||||
|
@ -3406,7 +3405,7 @@ static void gfx_v9_0_update_gfx_cg_power_gating(struct amdgpu_device *adev,
|
||||||
gfx_v9_0_enable_gfx_pipeline_powergating(adev, false);
|
gfx_v9_0_enable_gfx_pipeline_powergating(adev, false);
|
||||||
}
|
}
|
||||||
|
|
||||||
/* gfx_v9_0_exit_rlc_safe_mode(adev); */
|
gfx_v9_0_exit_rlc_safe_mode(adev);
|
||||||
}
|
}
|
||||||
|
|
||||||
static void gfx_v9_0_update_gfx_mg_power_gating(struct amdgpu_device *adev,
|
static void gfx_v9_0_update_gfx_mg_power_gating(struct amdgpu_device *adev,
|
||||||
|
@ -3797,7 +3796,7 @@ static void gfx_v9_0_ring_emit_ib_gfx(struct amdgpu_ring *ring,
|
||||||
}
|
}
|
||||||
|
|
||||||
amdgpu_ring_write(ring, header);
|
amdgpu_ring_write(ring, header);
|
||||||
BUG_ON(ib->gpu_addr & 0x3); /* Dword align */
|
BUG_ON(ib->gpu_addr & 0x3); /* Dword align */
|
||||||
amdgpu_ring_write(ring,
|
amdgpu_ring_write(ring,
|
||||||
#ifdef __BIG_ENDIAN
|
#ifdef __BIG_ENDIAN
|
||||||
(2 << 0) |
|
(2 << 0) |
|
||||||
|
|
Loading…
Reference in a new issue