dt-bindings: Changes for v5.19-rc1

Updates the memory controller bindings to properly validate the number
 of entries in the reg and reg-names properties.
 -----BEGIN PGP SIGNATURE-----
 
 iQJHBAABCAAxFiEEiOrDCAFJzPfAjcif3SOs138+s6EFAmJ1LHUTHHRyZWRpbmdA
 bnZpZGlhLmNvbQAKCRDdI6zXfz6zoRLgD/9TO+RVgLy/Z2Ap5I1/5yVMADMyKUr9
 UJ3nTSPMIWAyGrwYCjrryakqRmxSgUxb6pCTvaKSaFYrflrKFYqR+hLbXkyunq3O
 P4cbYvjmJzU1dPJmme4ZuA//Np2N0+IXxrwK34GHGe0jLjqWP92vIPmxUEs7dLoq
 JT6difqq8Gghk6V8cqheonyMzvTBzgnGCRg1wxoZmiMOSzyp7xj9Q+wJcxSRODW6
 I/2g89tSAlktnRr1GQQKqcjDW7rGNBXRoc5VJXvBTNJP6bbyDg5gXxh0pvgkB7Lm
 DxU8+42spNEPv4Np1xO33KFDh3X5QsGIgoXYicTih/qA1L1uCC/gVc/yLFAGrQqD
 c+5JJ83SIKnSC+5oGum+hv2VlNFCV8iOCCaqF+W6InlxQUFy9zD0zMtmkf5IKhg6
 28nLUVh1RsrqxRUWh5JlFJ0pi78T6Nj76Z0U+4XJaItCD6kReo6p5dk8kYun9god
 NViz6kwwwdUMpWrnh9JErSnJmNQlMGqVarVlxnLXA+bZF6g9FOYTIJXOLOkGJvvI
 hZOpBVmwKvnsGvx1VURhtCC61fECyVUWuj27A/TJ48LiA93ZqAQjLctMVgri/rUp
 cw51FZCfMSwxHVE0b4++aMgm15dq9pd8f2H7fjw08P1s4xlFn0699lsJAd49FTv1
 3tIX51HXaPWmTA==
 =zZKk
 -----END PGP SIGNATURE-----
gpgsig -----BEGIN PGP SIGNATURE-----
 
 iQIzBAABCgAdFiEEo6/YBQwIrVS28WGKmmx57+YAGNkFAmJ1h1QACgkQmmx57+YA
 GNlUSBAAr3dj9uy0JHbqnzdqGCh2yFJ39wKIocHyh8QhNw84zVqIcLqOCbrqrejl
 sypTj5o4WSEoUqBMbN8wej5H14CGo2bFLGUQJ5krfR3Lh5Jm9JtRmve2vHFYLbKE
 ewPfbyg+DwYowCIemE+5maLp2eGyV4UAJpPEfSqt0G97Onu2+E+jy3IGQLweh6kk
 7kiaUiIu5Q9kIgT9yIKutvMIDN7JM5I9LZ4+X1fU9Xm5T6OYo15lqmbHYEwA9eJg
 Dp/1hBv92D4v7OZItePzxjWlXJYgk0Zl1rCb185Z1Jawu3M30cG8w0KKdNiMjzkw
 LHlJ2QbCe3qi2nXgxgPJKgh+L00WUXXkgTPNXoSNlmsAZZdMIV/glaI5aLl3R0b2
 Tn88Yr/RyJvuGRyD2HgoDHeMZQBSyOrdFvMxp7ohjxhqreye9DfS2nBr0IBdMrc9
 2NXJDYLu7zyvIiuBkir+r/+lGcrqGFBQfiU/BNX6njTnhVTGSqIEsDeJKLD063xj
 TRx2G97gk/+gzWt6B/T13qEiSR8rTU4tWAq9EE8QjkViRQAfEbJ1oqyjXRvPh+NJ
 H8pYfR9J+UQZ1p/FMRpU7+n/uFeAxXfWALHEGPTBkeevo5aOOIBxFRGCBG+/kPCV
 r//JdeAYm/M8fyE7PC7nZP7wDAKn4VF8mSWIvwBvtAEbZxTXkLw=
 =E9U4
 -----END PGP SIGNATURE-----

Merge tag 'tegra-for-5.19-dt-bindings' of git://git.kernel.org/pub/scm/linux/kernel/git/tegra/linux into arm/dt

dt-bindings: Changes for v5.19-rc1

Updates the memory controller bindings to properly validate the number
of entries in the reg and reg-names properties.

* tag 'tegra-for-5.19-dt-bindings' of git://git.kernel.org/pub/scm/linux/kernel/git/tegra/linux:
  dt-bindings: memory: tegra: Update validation for reg and reg-names

Link: https://lore.kernel.org/r/20220506143005.3916655-3-thierry.reding@gmail.com
Signed-off-by: Arnd Bergmann <arnd@arndb.de>

Documentation/devicetree/bindings/memory-controllers/nvidia,tegra186-mc.yaml

@@ -34,8 +34,12 @@ properties:
           - nvidia,tegra234-mc
 
   reg:
-    minItems: 1
-    maxItems: 3
+    minItems: 6
+    maxItems: 18
+
+  reg-names:
+    minItems: 6
+    maxItems: 18
 
   interrupts:
     items:
@@ -142,7 +146,18 @@ allOf:
     then:
       properties:
         reg:
-          maxItems: 1
+          maxItems: 6
+          description: 5 memory controller channels and 1 for stream-id registers
+
+        reg-names:
+          maxItems: 6
+          items:
+            - const: sid
+            - const: broadcast
+            - const: ch0
+            - const: ch1
+            - const: ch2
+            - const: ch3
 
   - if:
       properties:
@@ -151,7 +166,30 @@ allOf:
     then:
       properties:
         reg:
-          minItems: 3
+          minItems: 18
+          description: 17 memory controller channels and 1 for stream-id registers
+
+        reg-names:
+          minItems: 18
+          items:
+            - const: sid
+            - const: broadcast
+            - const: ch0
+            - const: ch1
+            - const: ch2
+            - const: ch3
+            - const: ch4
+            - const: ch5
+            - const: ch6
+            - const: ch7
+            - const: ch8
+            - const: ch9
+            - const: ch10
+            - const: ch11
+            - const: ch12
+            - const: ch13
+            - const: ch14
+            - const: ch15
 
   - if:
       properties:
@@ -160,13 +198,37 @@ allOf:
     then:
       properties:
         reg:
-          minItems: 3
+          minItems: 18
+          description: 17 memory controller channels and 1 for stream-id registers
+
+        reg-names:
+          minItems: 18
+          items:
+            - const: sid
+            - const: broadcast
+            - const: ch0
+            - const: ch1
+            - const: ch2
+            - const: ch3
+            - const: ch4
+            - const: ch5
+            - const: ch6
+            - const: ch7
+            - const: ch8
+            - const: ch9
+            - const: ch10
+            - const: ch11
+            - const: ch12
+            - const: ch13
+            - const: ch14
+            - const: ch15
 
 additionalProperties: false
 
 required:
   - compatible
   - reg
+  - reg-names
   - interrupts
   - "#address-cells"
   - "#size-cells"
@@ -182,7 +244,13 @@ examples:
 
         memory-controller@2c00000 {
             compatible = "nvidia,tegra186-mc";
-            reg = <0x0 0x02c00000 0x0 0xb0000>;
+            reg = <0x0 0x02c00000 0x0 0x10000>,    /* MC-SID */
+                  <0x0 0x02c10000 0x0 0x10000>,    /* Broadcast channel */
+                  <0x0 0x02c20000 0x0 0x10000>,    /* MC0 */
+                  <0x0 0x02c30000 0x0 0x10000>,    /* MC1 */
+                  <0x0 0x02c40000 0x0 0x10000>,    /* MC2 */
+                  <0x0 0x02c50000 0x0 0x10000>;    /* MC3 */
+            reg-names = "sid", "broadcast", "ch0", "ch1", "ch2", "ch3";
             interrupts = <GIC_SPI 223 IRQ_TYPE_LEVEL_HIGH>;
 
             #address-cells = <2>;