mirror of
https://git.kernel.org/pub/scm/linux/kernel/git/stable/linux.git
synced 2024-10-05 16:37:50 +00:00
clk: samsung: exynos7: Correct nr_clk_ids for fsys0
This patch corrects the nr_clk_ids for fsys0 block which is wrongly set to number of clocks of the TOP1 CMU. This also adjusts the gate clocks order. Signed-off-by: Padmavathi Venna <padma.v@samsung.com> Signed-off-by: Alim Akhtar <alim.akhtar@samsung.com> Reviewed-by: Krzysztof Kozlowski <k.kozlowski@samsung.com> Signed-off-by: Sylwester Nawrocki <s.nawrocki@samsung.com>
This commit is contained in:
parent
cfc7588a31
commit
7cca2e0744
1 changed files with 4 additions and 4 deletions
|
@ -846,13 +846,13 @@ static struct samsung_mux_clock fsys0_mux_clks[] __initdata = {
|
||||||
};
|
};
|
||||||
|
|
||||||
static struct samsung_gate_clock fsys0_gate_clks[] __initdata = {
|
static struct samsung_gate_clock fsys0_gate_clks[] __initdata = {
|
||||||
GATE(ACLK_AXIUS_USBDRD30X_FSYS0X, "aclk_axius_usbdrd30x_fsys0x",
|
|
||||||
"mout_aclk_fsys0_200_user",
|
|
||||||
ENABLE_ACLK_FSYS00, 19, 0, 0),
|
|
||||||
GATE(ACLK_PDMA1, "aclk_pdma1", "mout_aclk_fsys0_200_user",
|
GATE(ACLK_PDMA1, "aclk_pdma1", "mout_aclk_fsys0_200_user",
|
||||||
ENABLE_ACLK_FSYS00, 3, 0, 0),
|
ENABLE_ACLK_FSYS00, 3, 0, 0),
|
||||||
GATE(ACLK_PDMA0, "aclk_pdma0", "mout_aclk_fsys0_200_user",
|
GATE(ACLK_PDMA0, "aclk_pdma0", "mout_aclk_fsys0_200_user",
|
||||||
ENABLE_ACLK_FSYS00, 4, 0, 0),
|
ENABLE_ACLK_FSYS00, 4, 0, 0),
|
||||||
|
GATE(ACLK_AXIUS_USBDRD30X_FSYS0X, "aclk_axius_usbdrd30x_fsys0x",
|
||||||
|
"mout_aclk_fsys0_200_user",
|
||||||
|
ENABLE_ACLK_FSYS00, 19, 0, 0),
|
||||||
|
|
||||||
GATE(ACLK_USBDRD300, "aclk_usbdrd300", "mout_aclk_fsys0_200_user",
|
GATE(ACLK_USBDRD300, "aclk_usbdrd300", "mout_aclk_fsys0_200_user",
|
||||||
ENABLE_ACLK_FSYS01, 29, 0, 0),
|
ENABLE_ACLK_FSYS01, 29, 0, 0),
|
||||||
|
@ -884,7 +884,7 @@ static struct samsung_cmu_info fsys0_cmu_info __initdata = {
|
||||||
.nr_mux_clks = ARRAY_SIZE(fsys0_mux_clks),
|
.nr_mux_clks = ARRAY_SIZE(fsys0_mux_clks),
|
||||||
.gate_clks = fsys0_gate_clks,
|
.gate_clks = fsys0_gate_clks,
|
||||||
.nr_gate_clks = ARRAY_SIZE(fsys0_gate_clks),
|
.nr_gate_clks = ARRAY_SIZE(fsys0_gate_clks),
|
||||||
.nr_clk_ids = TOP1_NR_CLK,
|
.nr_clk_ids = FSYS0_NR_CLK,
|
||||||
.clk_regs = fsys0_clk_regs,
|
.clk_regs = fsys0_clk_regs,
|
||||||
.nr_clk_regs = ARRAY_SIZE(fsys0_clk_regs),
|
.nr_clk_regs = ARRAY_SIZE(fsys0_clk_regs),
|
||||||
};
|
};
|
||||||
|
|
Loading…
Reference in a new issue