mirror of
https://git.kernel.org/pub/scm/linux/kernel/git/stable/linux.git
synced 2024-09-27 21:03:32 +00:00
drm/msm/disp/dpu1: add vsync and underrun irqs for INTF_5
INTF_5 is used by EDP panel in SC7280 target. Add vsync and underrun irqs needed by INTF_5 to dpu irq map. Signed-off-by: Krishna Manikandan <mkrishn@codeaurora.org> Link: https://lore.kernel.org/r/1617688895-26275-3-git-send-email-mkrishn@codeaurora.org Signed-off-by: Rob Clark <robdclark@chromium.org>
This commit is contained in:
parent
a8eca8a1a5
commit
7e4526db30
1 changed files with 6 additions and 1 deletions
|
@ -72,10 +72,12 @@
|
|||
#define DPU_INTR_INTF_1_UNDERRUN BIT(26)
|
||||
#define DPU_INTR_INTF_2_UNDERRUN BIT(28)
|
||||
#define DPU_INTR_INTF_3_UNDERRUN BIT(30)
|
||||
#define DPU_INTR_INTF_5_UNDERRUN BIT(22)
|
||||
#define DPU_INTR_INTF_0_VSYNC BIT(25)
|
||||
#define DPU_INTR_INTF_1_VSYNC BIT(27)
|
||||
#define DPU_INTR_INTF_2_VSYNC BIT(29)
|
||||
#define DPU_INTR_INTF_3_VSYNC BIT(31)
|
||||
#define DPU_INTR_INTF_5_VSYNC BIT(23)
|
||||
|
||||
/**
|
||||
* Pingpong Secondary interrupt status bit definitions
|
||||
|
@ -326,7 +328,10 @@ static const struct dpu_irq_type dpu_irq_map[] = {
|
|||
{ DPU_IRQ_TYPE_INTF_VSYNC, INTF_2, DPU_INTR_INTF_2_VSYNC, 0},
|
||||
{ DPU_IRQ_TYPE_INTF_UNDER_RUN, INTF_3, DPU_INTR_INTF_3_UNDERRUN, 0},
|
||||
{ DPU_IRQ_TYPE_INTF_VSYNC, INTF_3, DPU_INTR_INTF_3_VSYNC, 0},
|
||||
/* irq_idx:32-63 */
|
||||
/* irq_idx:32-33 */
|
||||
{ DPU_IRQ_TYPE_INTF_UNDER_RUN, INTF_5, DPU_INTR_INTF_5_UNDERRUN, 0},
|
||||
{ DPU_IRQ_TYPE_INTF_VSYNC, INTF_5, DPU_INTR_INTF_5_VSYNC, 0},
|
||||
/* irq_idx:34-63 */
|
||||
{ DPU_IRQ_TYPE_RESERVED, 0, 0, 0},
|
||||
{ DPU_IRQ_TYPE_RESERVED, 0, 0, 0},
|
||||
{ DPU_IRQ_TYPE_RESERVED, 0, 0, 0},
|
||||
|
|
Loading…
Reference in a new issue