mirrors/linux-stable
1
0
Fork 0
mirror of https://git.kernel.org/pub/scm/linux/kernel/git/stable/linux.git synced 2024-10-03 07:38:10 +00:00
Code Issues Releases Wiki Activity

Renesas driver updates for v6.3 (take two)

Browse source 
- Add support for the Renesas RZ/V2M External Power Sequence
     Controller (PWC).
 -----BEGIN PGP SIGNATURE-----
 
 iHUEABYIAB0WIQQ9qaHoIs/1I4cXmEiKwlD9ZEnxcAUCY9ORbQAKCRCKwlD9ZEnx
 cJ6sAP40TCkcVZHRPyaWKovBnDOcPf3CIchqdAdLqa5sZX6ChAEA5GToDJPvPlbF
 DVGchT/gQ6nwb0+9NO9K3v41Zu/33wA=
 =Vv/R
 -----END PGP SIGNATURE-----
gpgsig -----BEGIN PGP SIGNATURE-----
 
 iQIzBAABCgAdFiEEo6/YBQwIrVS28WGKmmx57+YAGNkFAmPX3eYACgkQmmx57+YA
 GNn1qQ//TDG538lBsXLZ8iClv7pusBWzdEY7Bff2l438fVCxxNox7IEaUOQaHDEN
 ccrZKWHCblzIeCEw+571eynTC1tvnTjdGYUGoncljP+9MA4E9W6sKKwMZjoMDcRU
 OuI7l5JYgYD0QKdgh9AAawg2sOojNvAz8efRofFjjwQ64BcXpG2+YMr4rcwKDE8d
 ARH4WkmOzayqWoxiQq3pp3S7w0XhNEi06rkyNkDTPufFByqYt4XH8Tyn8PwkQfye
 ioMHQ6HlMbqp2QLyUj2+5TXXdjY1pTjJnptS7xGc0TZbs9QDtl9I+FJZWSALpXK7
 oCvt4+HP35L6PQ2xnUg1Yrgkeg6/bn4JmQjh4+piHHwKQBHQiIKsR5Xt4df29eXr
 UVliE1GSDt4EuPVa7Hon+qzlG5a/7dtTfMczlxMtHy9V6ZX8gxgM6yydF9Om1WKs
 hpDzmJjFzz4E7g6N/s5AAvVlmX0PFOU+V7CEF7pqW4eKfPsHchRJDvfaUOcchfa7
 SgXj7n8Y/eWOEhHgZtxKphO7L7FhrLd/bIyfFv4JIJu1bIOZi0NydWDyFnm8G3ZF
 OM2F8Z4cp2ZumeioiAr9lq3aGOK8BtZ+mHzShAtVCBTypGtJEuLYOtRtg/cwbbl5
 aZICuRal/mSVrRvxjyhPWpSyHXo3QX8MejNG45UL7HSfcKhPirU=
 =LSBp
 -----END PGP SIGNATURE-----

Merge tag 'renesas-drivers-for-v6.3-tag2' of git://git.kernel.org/pub/scm/linux/kernel/git/geert/renesas-devel into soc/drivers

Renesas driver updates for v6.3 (take two)

  - Add support for the Renesas RZ/V2M External Power Sequence
    Controller (PWC).

* tag 'renesas-drivers-for-v6.3-tag2' of git://git.kernel.org/pub/scm/linux/kernel/git/geert/renesas-devel:
  soc: renesas: Add PWC support for RZ/V2M

Link: https://lore.kernel.org/r/cover.1674815095.git.geert+renesas@glider.be
Signed-off-by: Arnd Bergmann <arnd@arndb.de>
This commit is contained in:
Arnd Bergmann 2023-01-30 16:10:29 +01:00
commit 80dea24a49
3 changed files with 146 additions and 0 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

4
drivers/soc/renesas/Kconfig
View file

@ -330,6 +330,7 @@ config ARCH_R9A09G011
bool "ARM64 Platform support for RZ/V2M"
select PM
select PM_GENERIC_DOMAINS
select PWC_RZV2M
help
This enables support for the Renesas RZ/V2M SoC.
@ -345,6 +346,9 @@ config ARCH_R9A07G043
endif # RISCV
config PWC_RZV2M
bool "Renesas RZ/V2M PWC support" if COMPILE_TEST
config RST_RCAR
bool "Reset Controller support for R-Car" if COMPILE_TEST

1
drivers/soc/renesas/Makefile
View file

@ -32,6 +32,7 @@ obj-$(CONFIG_ARCH_R9A06G032) += r9a06g032-smp.o
endif
# Family
obj-$(CONFIG_PWC_RZV2M) += pwc-rzv2m.o
obj-$(CONFIG_RST_RCAR) += rcar-rst.o
obj-$(CONFIG_SYSC_RCAR) += rcar-sysc.o
obj-$(CONFIG_SYSC_RCAR_GEN4) += rcar-gen4-sysc.o

141
drivers/soc/renesas/pwc-rzv2m.c Normal file
View file

@ -0,0 +1,141 @@
// SPDX-License-Identifier: GPL-2.0-only
/*
* Copyright (C) 2023 Renesas Electronics Corporation
*/
#include <linux/delay.h>
#include <linux/gpio/driver.h>
#include <linux/platform_device.h>
#include <linux/reboot.h>
#define PWC_PWCRST 0x00
#define PWC_PWCCKEN 0x04
#define PWC_PWCCTL 0x50
#define PWC_GPIO 0x80
#define PWC_PWCRST_RSTSOFTAX 0x1
#define PWC_PWCCKEN_ENGCKMAIN 0x1
#define PWC_PWCCTL_PWOFF 0x1
struct rzv2m_pwc_priv {
void __iomem *base;
struct device *dev;
struct gpio_chip gp;
DECLARE_BITMAP(ch_en_bits, 2);
};
static void rzv2m_pwc_gpio_set(struct gpio_chip *chip, unsigned int offset,
int value)
{
struct rzv2m_pwc_priv *priv = gpiochip_get_data(chip);
u32 reg;
/* BIT 16 enables write to BIT 0, and BIT 17 enables write to BIT 1 */
reg = BIT(offset + 16);
if (value)
reg |= BIT(offset);
writel(reg, priv->base + PWC_GPIO);
assign_bit(offset, priv->ch_en_bits, value);
}
static int rzv2m_pwc_gpio_get(struct gpio_chip *chip, unsigned int offset)
{
struct rzv2m_pwc_priv *priv = gpiochip_get_data(chip);
return test_bit(offset, priv->ch_en_bits);
}
static int rzv2m_pwc_gpio_direction_output(struct gpio_chip *gc,
unsigned int nr, int value)
{
if (nr > 1)
return -EINVAL;
rzv2m_pwc_gpio_set(gc, nr, value);
return 0;
}
static const struct gpio_chip rzv2m_pwc_gc = {
.label = "gpio_rzv2m_pwc",
.owner = THIS_MODULE,
.get = rzv2m_pwc_gpio_get,
.set = rzv2m_pwc_gpio_set,
.direction_output = rzv2m_pwc_gpio_direction_output,
.can_sleep = false,
.ngpio = 2,
.base = -1,
};
static int rzv2m_pwc_poweroff(struct sys_off_data *data)
{
struct rzv2m_pwc_priv *priv = data->cb_data;
writel(PWC_PWCRST_RSTSOFTAX, priv->base + PWC_PWCRST);
writel(PWC_PWCCKEN_ENGCKMAIN, priv->base + PWC_PWCCKEN);
writel(PWC_PWCCTL_PWOFF, priv->base + PWC_PWCCTL);
mdelay(150);
dev_err(priv->dev, "Failed to power off the system");
return NOTIFY_DONE;
}
static int rzv2m_pwc_probe(struct platform_device *pdev)
{
struct rzv2m_pwc_priv *priv;
int ret;
priv = devm_kzalloc(&pdev->dev, sizeof(*priv), GFP_KERNEL);
if (!priv)
return -ENOMEM;
priv->base = devm_platform_ioremap_resource(pdev, 0);
if (IS_ERR(priv->base))
return PTR_ERR(priv->base);
/*
* The register used by this driver cannot be read, therefore set the
* outputs to their default values and initialize priv->ch_en_bits
* accordingly. BIT 16 enables write to BIT 0, BIT 17 enables write to
* BIT 1, and the default value of both BIT 0 and BIT 1 is 0.
*/
writel(BIT(17) | BIT(16), priv->base + PWC_GPIO);
bitmap_zero(priv->ch_en_bits, 2);
priv->gp = rzv2m_pwc_gc;
priv->gp.parent = pdev->dev.parent;
priv->gp.fwnode = dev_fwnode(&pdev->dev);
ret = devm_gpiochip_add_data(&pdev->dev, &priv->gp, priv);
if (ret)
return ret;
if (device_property_read_bool(&pdev->dev, "renesas,rzv2m-pwc-power"))
ret = devm_register_power_off_handler(&pdev->dev,
rzv2m_pwc_poweroff, priv);
return ret;
}
static const struct of_device_id rzv2m_pwc_of_match[] = {
{ .compatible = "renesas,rzv2m-pwc" },
{ /* sentinel */ }
};
MODULE_DEVICE_TABLE(of, rzv2m_pwc_of_match);
static struct platform_driver rzv2m_pwc_driver = {
.probe = rzv2m_pwc_probe,
.driver = {
.name = "rzv2m_pwc",
.of_match_table = of_match_ptr(rzv2m_pwc_of_match),
},
};
module_platform_driver(rzv2m_pwc_driver);
MODULE_LICENSE("GPL");
MODULE_AUTHOR("Fabrizio Castro <castro.fabrizio.jz@renesas.com>");
MODULE_DESCRIPTION("Renesas RZ/V2M PWC driver");