mirror of
https://git.kernel.org/pub/scm/linux/kernel/git/stable/linux.git
synced 2024-08-21 16:29:59 +00:00
include/asm-arm/: Spelling fixes
Signed-off-by: Joe Perches <joe@perches.com> Signed-off-by: Adrian Bunk <bunk@kernel.org>
This commit is contained in:
parent
87b9bcd5ab
commit
84c079239d
4 changed files with 35 additions and 35 deletions
|
@ -587,23 +587,23 @@
|
|||
#define UICR1_IM14 (1 << 6) /* Interrupt mask ep 14 */
|
||||
#define UICR1_IM15 (1 << 7) /* Interrupt mask ep 15 */
|
||||
|
||||
#define USIR0_IR0 (1 << 0) /* Interrup request ep 0 */
|
||||
#define USIR0_IR1 (1 << 1) /* Interrup request ep 1 */
|
||||
#define USIR0_IR2 (1 << 2) /* Interrup request ep 2 */
|
||||
#define USIR0_IR3 (1 << 3) /* Interrup request ep 3 */
|
||||
#define USIR0_IR4 (1 << 4) /* Interrup request ep 4 */
|
||||
#define USIR0_IR5 (1 << 5) /* Interrup request ep 5 */
|
||||
#define USIR0_IR6 (1 << 6) /* Interrup request ep 6 */
|
||||
#define USIR0_IR7 (1 << 7) /* Interrup request ep 7 */
|
||||
#define USIR0_IR0 (1 << 0) /* Interrupt request ep 0 */
|
||||
#define USIR0_IR1 (1 << 1) /* Interrupt request ep 1 */
|
||||
#define USIR0_IR2 (1 << 2) /* Interrupt request ep 2 */
|
||||
#define USIR0_IR3 (1 << 3) /* Interrupt request ep 3 */
|
||||
#define USIR0_IR4 (1 << 4) /* Interrupt request ep 4 */
|
||||
#define USIR0_IR5 (1 << 5) /* Interrupt request ep 5 */
|
||||
#define USIR0_IR6 (1 << 6) /* Interrupt request ep 6 */
|
||||
#define USIR0_IR7 (1 << 7) /* Interrupt request ep 7 */
|
||||
|
||||
#define USIR1_IR8 (1 << 0) /* Interrup request ep 8 */
|
||||
#define USIR1_IR9 (1 << 1) /* Interrup request ep 9 */
|
||||
#define USIR1_IR10 (1 << 2) /* Interrup request ep 10 */
|
||||
#define USIR1_IR11 (1 << 3) /* Interrup request ep 11 */
|
||||
#define USIR1_IR12 (1 << 4) /* Interrup request ep 12 */
|
||||
#define USIR1_IR13 (1 << 5) /* Interrup request ep 13 */
|
||||
#define USIR1_IR14 (1 << 6) /* Interrup request ep 14 */
|
||||
#define USIR1_IR15 (1 << 7) /* Interrup request ep 15 */
|
||||
#define USIR1_IR8 (1 << 0) /* Interrupt request ep 8 */
|
||||
#define USIR1_IR9 (1 << 1) /* Interrupt request ep 9 */
|
||||
#define USIR1_IR10 (1 << 2) /* Interrupt request ep 10 */
|
||||
#define USIR1_IR11 (1 << 3) /* Interrupt request ep 11 */
|
||||
#define USIR1_IR12 (1 << 4) /* Interrupt request ep 12 */
|
||||
#define USIR1_IR13 (1 << 5) /* Interrupt request ep 13 */
|
||||
#define USIR1_IR14 (1 << 6) /* Interrupt request ep 14 */
|
||||
#define USIR1_IR15 (1 << 7) /* Interrupt request ep 15 */
|
||||
|
||||
#define DCMD_LENGTH 0x01fff /* length mask (max = 8K - 1) */
|
||||
|
||||
|
|
|
@ -737,25 +737,25 @@
|
|||
|
||||
#define USIR0 __REG(0x40600058) /* UDC Status Interrupt Register 0 */
|
||||
|
||||
#define USIR0_IR0 (1 << 0) /* Interrup request ep 0 */
|
||||
#define USIR0_IR1 (1 << 1) /* Interrup request ep 1 */
|
||||
#define USIR0_IR2 (1 << 2) /* Interrup request ep 2 */
|
||||
#define USIR0_IR3 (1 << 3) /* Interrup request ep 3 */
|
||||
#define USIR0_IR4 (1 << 4) /* Interrup request ep 4 */
|
||||
#define USIR0_IR5 (1 << 5) /* Interrup request ep 5 */
|
||||
#define USIR0_IR6 (1 << 6) /* Interrup request ep 6 */
|
||||
#define USIR0_IR7 (1 << 7) /* Interrup request ep 7 */
|
||||
#define USIR0_IR0 (1 << 0) /* Interrupt request ep 0 */
|
||||
#define USIR0_IR1 (1 << 1) /* Interrupt request ep 1 */
|
||||
#define USIR0_IR2 (1 << 2) /* Interrupt request ep 2 */
|
||||
#define USIR0_IR3 (1 << 3) /* Interrupt request ep 3 */
|
||||
#define USIR0_IR4 (1 << 4) /* Interrupt request ep 4 */
|
||||
#define USIR0_IR5 (1 << 5) /* Interrupt request ep 5 */
|
||||
#define USIR0_IR6 (1 << 6) /* Interrupt request ep 6 */
|
||||
#define USIR0_IR7 (1 << 7) /* Interrupt request ep 7 */
|
||||
|
||||
#define USIR1 __REG(0x4060005C) /* UDC Status Interrupt Register 1 */
|
||||
|
||||
#define USIR1_IR8 (1 << 0) /* Interrup request ep 8 */
|
||||
#define USIR1_IR9 (1 << 1) /* Interrup request ep 9 */
|
||||
#define USIR1_IR10 (1 << 2) /* Interrup request ep 10 */
|
||||
#define USIR1_IR11 (1 << 3) /* Interrup request ep 11 */
|
||||
#define USIR1_IR12 (1 << 4) /* Interrup request ep 12 */
|
||||
#define USIR1_IR13 (1 << 5) /* Interrup request ep 13 */
|
||||
#define USIR1_IR14 (1 << 6) /* Interrup request ep 14 */
|
||||
#define USIR1_IR15 (1 << 7) /* Interrup request ep 15 */
|
||||
#define USIR1_IR8 (1 << 0) /* Interrupt request ep 8 */
|
||||
#define USIR1_IR9 (1 << 1) /* Interrupt request ep 9 */
|
||||
#define USIR1_IR10 (1 << 2) /* Interrupt request ep 10 */
|
||||
#define USIR1_IR11 (1 << 3) /* Interrupt request ep 11 */
|
||||
#define USIR1_IR12 (1 << 4) /* Interrupt request ep 12 */
|
||||
#define USIR1_IR13 (1 << 5) /* Interrupt request ep 13 */
|
||||
#define USIR1_IR14 (1 << 6) /* Interrupt request ep 14 */
|
||||
#define USIR1_IR15 (1 << 7) /* Interrupt request ep 15 */
|
||||
|
||||
#elif defined(CONFIG_PXA27x)
|
||||
|
||||
|
@ -1020,7 +1020,7 @@
|
|||
#define ICSR0 __REG(0x40800014) /* ICP Status Register 0 */
|
||||
#define ICSR1 __REG(0x40800018) /* ICP Status Register 1 */
|
||||
|
||||
#define ICCR0_AME (1 << 7) /* Adress match enable */
|
||||
#define ICCR0_AME (1 << 7) /* Address match enable */
|
||||
#define ICCR0_TIE (1 << 6) /* Transmit FIFO interrupt enable */
|
||||
#define ICCR0_RIE (1 << 5) /* Recieve FIFO interrupt enable */
|
||||
#define ICCR0_RXE (1 << 4) /* Receive enable */
|
||||
|
|
|
@ -42,7 +42,7 @@ extern unsigned long it8152_base_address;
|
|||
#define IT8152_GPIO_GPDR __REG_IT8152(0x3f00500)
|
||||
|
||||
/*
|
||||
Interrup contoler per register summary:
|
||||
Interrupt controller per register summary:
|
||||
---------------------------------------
|
||||
LCDNIRR:
|
||||
IT8152_LD_IRQ(8) PCICLK stop
|
||||
|
|
|
@ -16,7 +16,7 @@ struct pxa2xx_udc_mach_info {
|
|||
#define PXA2XX_UDC_CMD_DISCONNECT 1 /* so host won't see us */
|
||||
|
||||
/* Boards following the design guidelines in the developer's manual,
|
||||
* with on-chip GPIOs not Lubbock's wierd hardware, can have a sane
|
||||
* with on-chip GPIOs not Lubbock's weird hardware, can have a sane
|
||||
* VBUS IRQ and omit the methods above. Store the GPIO number
|
||||
* here; for GPIO 0, also mask in one of the pxa_gpio_mode() bits.
|
||||
* Note that sometimes the signals go through inverters...
|
||||
|
|
Loading…
Reference in a new issue