mirror of
https://git.kernel.org/pub/scm/linux/kernel/git/stable/linux.git
synced 2024-10-07 00:59:06 +00:00
platform: mellanox: Change register offset addresses
commitd66a8aab7d
upstream. Move debug register offsets to different location due to hardware changes. Fixes:dd635e33b5
("platform: mellanox: Introduce support of new Nvidia L1 switch") Signed-off-by: Vadim Pasternak <vadimp@nvidia.com> Reviewed-by: Michael Shych <michaelsh@nvidia.com> Link: https://lore.kernel.org/r/20230813083735.39090-5-vadimp@nvidia.com Signed-off-by: Hans de Goede <hdegoede@redhat.com> Signed-off-by: Greg Kroah-Hartman <gregkh@linuxfoundation.org>
This commit is contained in:
parent
53f2cbc03a
commit
9005ce6ecd
1 changed files with 4 additions and 4 deletions
|
@ -62,10 +62,6 @@
|
|||
#define MLXPLAT_CPLD_LPC_REG_PWM_CONTROL_OFFSET 0x37
|
||||
#define MLXPLAT_CPLD_LPC_REG_AGGR_OFFSET 0x3a
|
||||
#define MLXPLAT_CPLD_LPC_REG_AGGR_MASK_OFFSET 0x3b
|
||||
#define MLXPLAT_CPLD_LPC_REG_DBG1_OFFSET 0x3c
|
||||
#define MLXPLAT_CPLD_LPC_REG_DBG2_OFFSET 0x3d
|
||||
#define MLXPLAT_CPLD_LPC_REG_DBG3_OFFSET 0x3e
|
||||
#define MLXPLAT_CPLD_LPC_REG_DBG4_OFFSET 0x3f
|
||||
#define MLXPLAT_CPLD_LPC_REG_AGGRLO_OFFSET 0x40
|
||||
#define MLXPLAT_CPLD_LPC_REG_AGGRLO_MASK_OFFSET 0x41
|
||||
#define MLXPLAT_CPLD_LPC_REG_AGGRCO_OFFSET 0x42
|
||||
|
@ -126,6 +122,10 @@
|
|||
#define MLXPLAT_CPLD_LPC_REG_LC_SD_EVENT_OFFSET 0xaa
|
||||
#define MLXPLAT_CPLD_LPC_REG_LC_SD_MASK_OFFSET 0xab
|
||||
#define MLXPLAT_CPLD_LPC_REG_LC_PWR_ON 0xb2
|
||||
#define MLXPLAT_CPLD_LPC_REG_DBG1_OFFSET 0xb6
|
||||
#define MLXPLAT_CPLD_LPC_REG_DBG2_OFFSET 0xb7
|
||||
#define MLXPLAT_CPLD_LPC_REG_DBG3_OFFSET 0xb8
|
||||
#define MLXPLAT_CPLD_LPC_REG_DBG4_OFFSET 0xb9
|
||||
#define MLXPLAT_CPLD_LPC_REG_GP4_RO_OFFSET 0xc2
|
||||
#define MLXPLAT_CPLD_LPC_REG_SPI_CHNL_SELECT 0xc3
|
||||
#define MLXPLAT_CPLD_LPC_REG_WD_CLEAR_OFFSET 0xc7
|
||||
|
|
Loading…
Reference in a new issue