mirror of
https://git.kernel.org/pub/scm/linux/kernel/git/stable/linux.git
synced 2024-10-02 23:27:06 +00:00
drm/i915/display: remove explicit CNL handling from intel_dp.c
The only real platform with DISPLAY_VER == 10 is GLK. We don't need to handle CNL explicitly in intel_dp.c. Remove code and rename functions/macros accordingly to use ICL prefix. Signed-off-by: Lucas De Marchi <lucas.demarchi@intel.com> Reviewed-by: Rodrigo Vivi <rodrigo.vivi@intel.com> Link: https://patchwork.freedesktop.org/patch/msgid/20210728215946.1573015-10-lucas.demarchi@intel.com
This commit is contained in:
parent
3a6242e316
commit
94a79070d2
1 changed files with 5 additions and 30 deletions
|
@ -222,29 +222,6 @@ bool intel_dp_can_bigjoiner(struct intel_dp *intel_dp)
|
|||
encoder->port != PORT_A);
|
||||
}
|
||||
|
||||
static int cnl_max_source_rate(struct intel_dp *intel_dp)
|
||||
{
|
||||
struct intel_digital_port *dig_port = dp_to_dig_port(intel_dp);
|
||||
struct drm_i915_private *dev_priv = to_i915(dig_port->base.base.dev);
|
||||
enum port port = dig_port->base.port;
|
||||
|
||||
u32 voltage = intel_de_read(dev_priv, CNL_PORT_COMP_DW3) & VOLTAGE_INFO_MASK;
|
||||
|
||||
/* Low voltage SKUs are limited to max of 5.4G */
|
||||
if (voltage == VOLTAGE_INFO_0_85V)
|
||||
return 540000;
|
||||
|
||||
/* For this SKU 8.1G is supported in all ports */
|
||||
if (IS_CNL_WITH_PORT_F(dev_priv))
|
||||
return 810000;
|
||||
|
||||
/* For other SKUs, max rate on ports A and D is 5.4G */
|
||||
if (port == PORT_A || port == PORT_D)
|
||||
return 540000;
|
||||
|
||||
return 810000;
|
||||
}
|
||||
|
||||
static int icl_max_source_rate(struct intel_dp *intel_dp)
|
||||
{
|
||||
struct intel_digital_port *dig_port = dp_to_dig_port(intel_dp);
|
||||
|
@ -270,7 +247,7 @@ static void
|
|||
intel_dp_set_source_rates(struct intel_dp *intel_dp)
|
||||
{
|
||||
/* The values must be in increasing order */
|
||||
static const int cnl_rates[] = {
|
||||
static const int icl_rates[] = {
|
||||
162000, 216000, 270000, 324000, 432000, 540000, 648000, 810000
|
||||
};
|
||||
static const int bxt_rates[] = {
|
||||
|
@ -295,12 +272,10 @@ intel_dp_set_source_rates(struct intel_dp *intel_dp)
|
|||
drm_WARN_ON(&dev_priv->drm,
|
||||
intel_dp->source_rates || intel_dp->num_source_rates);
|
||||
|
||||
if (DISPLAY_VER(dev_priv) >= 11 || IS_CANNONLAKE(dev_priv)) {
|
||||
source_rates = cnl_rates;
|
||||
size = ARRAY_SIZE(cnl_rates);
|
||||
if (DISPLAY_VER(dev_priv) == 10)
|
||||
max_rate = cnl_max_source_rate(intel_dp);
|
||||
else if (IS_JSL_EHL(dev_priv))
|
||||
if (DISPLAY_VER(dev_priv) >= 11) {
|
||||
source_rates = icl_rates;
|
||||
size = ARRAY_SIZE(icl_rates);
|
||||
if (IS_JSL_EHL(dev_priv))
|
||||
max_rate = ehl_max_source_rate(intel_dp);
|
||||
else
|
||||
max_rate = icl_max_source_rate(intel_dp);
|
||||
|
|
Loading…
Reference in a new issue