mirror of
https://git.kernel.org/pub/scm/linux/kernel/git/stable/linux.git
synced 2024-09-19 00:55:18 +00:00
drm/i915/skl: Use a LRI for WaDisableDgMirrorFixInHalfSliceChicken5
I have no idea how that crept in, but we need to do the write from the ring and this is a masked register. Two fixes in 1! Cc: Nick Hoath <nicholas.hoath@intel.com> Signed-off-by: Damien Lespiau <damien.lespiau@intel.com> Reviewed-by: Nick Hoath <nicholas.hoath@intel.com> Signed-off-by: Daniel Vetter <daniel.vetter@ffwll.ch>
This commit is contained in:
parent
35c8ce6ac5
commit
a86eb582e3
1 changed files with 3 additions and 7 deletions
|
@ -959,13 +959,9 @@ static int gen9_init_workarounds(struct intel_engine_cs *ring)
|
|||
|
||||
if (INTEL_REVID(dev) == SKL_REVID_A0 ||
|
||||
INTEL_REVID(dev) == SKL_REVID_B0) {
|
||||
/*
|
||||
* WaDisableDgMirrorFixInHalfSliceChicken5:skl
|
||||
* This is a pre-production w/a.
|
||||
*/
|
||||
I915_WRITE(GEN9_HALF_SLICE_CHICKEN5,
|
||||
I915_READ(GEN9_HALF_SLICE_CHICKEN5) &
|
||||
~GEN9_DG_MIRROR_FIX_ENABLE);
|
||||
/* WaDisableDgMirrorFixInHalfSliceChicken5:skl */
|
||||
WA_CLR_BIT_MASKED(GEN9_HALF_SLICE_CHICKEN5,
|
||||
GEN9_DG_MIRROR_FIX_ENABLE);
|
||||
}
|
||||
|
||||
if (IS_SKYLAKE(dev) && INTEL_REVID(dev) <= SKL_REVID_B0) {
|
||||
|
|
Loading…
Reference in a new issue