mirror of
https://git.kernel.org/pub/scm/linux/kernel/git/stable/linux.git
synced 2024-09-29 13:53:33 +00:00
arm64: dts: renesas: r8a779h0: Add CPUIdle support
Support CPUIdle for ARM Cortex-A76 on R-Car V4M. Signed-off-by: Duy Nguyen <duy.nguyen.rh@renesas.com> Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be> Link: https://lore.kernel.org/r/848d176bdbcaf3bc44e5dae555afa9c812a19fd1.1706796979.git.geert+renesas@glider.be
This commit is contained in:
parent
5db13ece46
commit
ad761924be
1 changed files with 17 additions and 0 deletions
|
@ -42,6 +42,7 @@ a76_0: cpu@0 {
|
|||
power-domains = <&sysc R8A779H0_PD_A1E0D0C0>;
|
||||
next-level-cache = <&L3_CA76>;
|
||||
enable-method = "psci";
|
||||
cpu-idle-states = <&CPU_SLEEP_0>;
|
||||
};
|
||||
|
||||
a76_1: cpu@100 {
|
||||
|
@ -51,6 +52,7 @@ a76_1: cpu@100 {
|
|||
power-domains = <&sysc R8A779H0_PD_A1E0D0C1>;
|
||||
next-level-cache = <&L3_CA76>;
|
||||
enable-method = "psci";
|
||||
cpu-idle-states = <&CPU_SLEEP_0>;
|
||||
};
|
||||
|
||||
a76_2: cpu@200 {
|
||||
|
@ -60,6 +62,7 @@ a76_2: cpu@200 {
|
|||
power-domains = <&sysc R8A779H0_PD_A1E0D0C2>;
|
||||
next-level-cache = <&L3_CA76>;
|
||||
enable-method = "psci";
|
||||
cpu-idle-states = <&CPU_SLEEP_0>;
|
||||
};
|
||||
|
||||
a76_3: cpu@300 {
|
||||
|
@ -69,6 +72,20 @@ a76_3: cpu@300 {
|
|||
power-domains = <&sysc R8A779H0_PD_A1E0D0C3>;
|
||||
next-level-cache = <&L3_CA76>;
|
||||
enable-method = "psci";
|
||||
cpu-idle-states = <&CPU_SLEEP_0>;
|
||||
};
|
||||
|
||||
idle-states {
|
||||
entry-method = "psci";
|
||||
|
||||
CPU_SLEEP_0: cpu-sleep-0 {
|
||||
compatible = "arm,idle-state";
|
||||
arm,psci-suspend-param = <0x0010000>;
|
||||
local-timer-stop;
|
||||
entry-latency-us = <400>;
|
||||
exit-latency-us = <500>;
|
||||
min-residency-us = <4000>;
|
||||
};
|
||||
};
|
||||
|
||||
L3_CA76: cache-controller {
|
||||
|
|
Loading…
Reference in a new issue