ARM: dts: r8a7779: Rename the serial port clock to fck

The clock is really the device functional clock, not the interface
clock. Rename it.

Signed-off-by: Laurent Pinchart <laurent.pinchart+renesas@ideasonboard.com>
Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be>
Signed-off-by: Simon Horman <horms+renesas@verge.net.au>
This commit is contained in:
Laurent Pinchart 2016-01-29 10:47:36 +01:00 committed by Simon Horman
parent 258b3c3189
commit b406f38d4b

View file

@ -216,7 +216,7 @@ scif0: serial@ffe40000 {
reg = <0xffe40000 0x100>;
interrupts = <GIC_SPI 88 IRQ_TYPE_LEVEL_HIGH>;
clocks = <&mstp0_clks R8A7779_CLK_SCIF0>;
clock-names = "sci_ick";
clock-names = "fck";
power-domains = <&cpg_clocks>;
status = "disabled";
};
@ -227,7 +227,7 @@ scif1: serial@ffe41000 {
reg = <0xffe41000 0x100>;
interrupts = <GIC_SPI 89 IRQ_TYPE_LEVEL_HIGH>;
clocks = <&mstp0_clks R8A7779_CLK_SCIF1>;
clock-names = "sci_ick";
clock-names = "fck";
power-domains = <&cpg_clocks>;
status = "disabled";
};
@ -238,7 +238,7 @@ scif2: serial@ffe42000 {
reg = <0xffe42000 0x100>;
interrupts = <GIC_SPI 90 IRQ_TYPE_LEVEL_HIGH>;
clocks = <&mstp0_clks R8A7779_CLK_SCIF2>;
clock-names = "sci_ick";
clock-names = "fck";
power-domains = <&cpg_clocks>;
status = "disabled";
};
@ -249,7 +249,7 @@ scif3: serial@ffe43000 {
reg = <0xffe43000 0x100>;
interrupts = <GIC_SPI 91 IRQ_TYPE_LEVEL_HIGH>;
clocks = <&mstp0_clks R8A7779_CLK_SCIF3>;
clock-names = "sci_ick";
clock-names = "fck";
power-domains = <&cpg_clocks>;
status = "disabled";
};
@ -260,7 +260,7 @@ scif4: serial@ffe44000 {
reg = <0xffe44000 0x100>;
interrupts = <GIC_SPI 92 IRQ_TYPE_LEVEL_HIGH>;
clocks = <&mstp0_clks R8A7779_CLK_SCIF4>;
clock-names = "sci_ick";
clock-names = "fck";
power-domains = <&cpg_clocks>;
status = "disabled";
};
@ -271,7 +271,7 @@ scif5: serial@ffe45000 {
reg = <0xffe45000 0x100>;
interrupts = <GIC_SPI 93 IRQ_TYPE_LEVEL_HIGH>;
clocks = <&mstp0_clks R8A7779_CLK_SCIF5>;
clock-names = "sci_ick";
clock-names = "fck";
power-domains = <&cpg_clocks>;
status = "disabled";
};