mirrors/linux-stable
1
0
Fork 0
mirror of https://git.kernel.org/pub/scm/linux/kernel/git/stable/linux.git synced 2024-10-06 08:46:46 +00:00
Code Issues Releases Wiki Activity

Staging: emxx_udc: emxx_udc: Add space around operator.

Browse source 
Add space around operator.This patch is found by checkpatch.pl script.

Signed-off-by: Sandhya Bankar <bankarsandhya512@gmail.com>
Signed-off-by: Greg Kroah-Hartman <gregkh@linuxfoundation.org>
This commit is contained in:
Sandhya Bankar 2016-03-18 13:56:00 +05:30 committed by Greg Kroah-Hartman
parent abe3417445
commit b6d3b4577e
1 changed files with 20 additions and 20 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

40
drivers/staging/emxx_udc/emxx_udc.h
View file

@ -97,7 +97,7 @@
#define BIT30 0x40000000 #define BIT30 0x40000000
#define BIT31 0x80000000 #define BIT31 0x80000000
#define TEST_FORCE_ENABLE (BIT18+BIT16) #define TEST_FORCE_ENABLE (BIT18 + BIT16)
#define INT_SEL BIT10 #define INT_SEL BIT10
#define CONSTFS BIT09 #define CONSTFS BIT09
@ -125,15 +125,15 @@
/*------- (0x0008) USB Address Register */ /*------- (0x0008) USB Address Register */
#define USB_ADDR 0x007F0000 #define USB_ADDR 0x007F0000
#define SOF_STATUS BIT15 #define SOF_STATUS BIT15
#define UFRAME (BIT14+BIT13+BIT12) #define UFRAME (BIT14 + BIT13 + BIT12)
#define FRAME 0x000007FF #define FRAME 0x000007FF
#define USB_ADRS_SHIFT 16 #define USB_ADRS_SHIFT 16
/*------- (0x000C) UTMI Characteristic 1 Register */ /*------- (0x000C) UTMI Characteristic 1 Register */
#define SQUSET (BIT07+BIT06+BIT05+BIT04) #define SQUSET (BIT07 + BIT06 + BIT05 + BIT04)
#define USB_SQUSET (BIT06+BIT05+BIT04) #define USB_SQUSET (BIT06 + BIT05 + BIT04)
/*------- (0x0010) TEST Control Register */ /*------- (0x0010) TEST Control Register */
#define FORCEHS BIT02 #define FORCEHS BIT02
@ -196,7 +196,7 @@
#define RSUM_EN BIT01 #define RSUM_EN BIT01
#define USB_INT_EN_BIT \ #define USB_INT_EN_BIT \
(EP0_EN|SPEED_MODE_EN|USB_RST_EN|SPND_EN|RSUM_EN) (EP0_EN | SPEED_MODE_EN | USB_RST_EN | SPND_EN | RSUM_EN)
/*------- (0x0028) EP0 Control Register */ /*------- (0x0028) EP0 Control Register */
#define EP0_STGSEL BIT18 #define EP0_STGSEL BIT18
@ -205,9 +205,9 @@
#define EP0_PIDCLR BIT09 #define EP0_PIDCLR BIT09
#define EP0_BCLR BIT08 #define EP0_BCLR BIT08
#define EP0_DEND BIT07 #define EP0_DEND BIT07
#define EP0_DW (BIT06+BIT05) #define EP0_DW (BIT06 + BIT05)
#define EP0_DW4 0 #define EP0_DW4 0
#define EP0_DW3 (BIT06+BIT05) #define EP0_DW3 (BIT06 + BIT05)
#define EP0_DW2 BIT06 #define EP0_DW2 BIT06
#define EP0_DW1 BIT05 #define EP0_DW1 BIT05
@ -238,7 +238,7 @@
#define STG_START_INT BIT01 #define STG_START_INT BIT01
#define SETUP_INT BIT00 #define SETUP_INT BIT00
#define EP0_STATUS_RW_BIT (BIT16|BIT15|BIT11|0xFF) #define EP0_STATUS_RW_BIT (BIT16 | BIT15 | BIT11 | 0xFF)
/*------- (0x0030) EP0 Interrupt Enable Register */ /*------- (0x0030) EP0 Interrupt Enable Register */
#define EP0_PERR_NAK_EN BIT16 #define EP0_PERR_NAK_EN BIT16
@ -256,7 +256,7 @@
#define SETUP_EN BIT00 #define SETUP_EN BIT00
#define EP0_INT_EN_BIT \ #define EP0_INT_EN_BIT \
(EP0_OUT_OR_EN|EP0_OUT_EN|EP0_IN_EN|STG_END_EN|SETUP_EN) (EP0_OUT_OR_EN | EP0_OUT_EN | EP0_IN_EN | STG_END_EN | SETUP_EN)
/*------- (0x0034) EP0 Length Register */ /*------- (0x0034) EP0 Length Register */
#define EP0_LDATA 0x0000007F #define EP0_LDATA 0x0000007F
@ -270,7 +270,7 @@
#define EPn_BUF_SINGLE BIT30 #define EPn_BUF_SINGLE BIT30
#define EPn_DIR0 BIT26 #define EPn_DIR0 BIT26
#define EPn_MODE (BIT25+BIT24) #define EPn_MODE (BIT25 + BIT24)
#define EPn_BULK 0 #define EPn_BULK 0
#define EPn_INTERRUPT BIT24 #define EPn_INTERRUPT BIT24
#define EPn_ISO BIT25 #define EPn_ISO BIT25
@ -283,9 +283,9 @@
#define EPn_BCLR BIT09 #define EPn_BCLR BIT09
#define EPn_CBCLR BIT08 #define EPn_CBCLR BIT08
#define EPn_DEND BIT07 #define EPn_DEND BIT07
#define EPn_DW (BIT06+BIT05) #define EPn_DW (BIT06 + BIT05)
#define EPn_DW4 0 #define EPn_DW4 0
#define EPn_DW3 (BIT06+BIT05) #define EPn_DW3 (BIT06 + BIT05)
#define EPn_DW2 BIT06 #define EPn_DW2 BIT06
#define EPn_DW1 BIT05 #define EPn_DW1 BIT05
@ -324,7 +324,7 @@
#define EPn_IN_EMPTY BIT00 /* R */ #define EPn_IN_EMPTY BIT00 /* R */
#define EPn_INT_EN \ #define EPn_INT_EN \
(EPn_OUT_END_INT|EPn_OUT_INT|EPn_IN_END_INT|EPn_IN_INT) (EPn_OUT_END_INT | EPn_OUT_INT | EPn_IN_END_INT | EPn_IN_INT)
/*------- (0x0048:) EPn Interrupt Enable Register */ /*------- (0x0048:) EPn Interrupt Enable Register */
#define EPn_OUT_END_EN BIT23 /* RW */ #define EPn_OUT_END_EN BIT23 /* RW */
@ -368,7 +368,7 @@
#define ARBITER_CTR BIT31 /* RW */ #define ARBITER_CTR BIT31 /* RW */
#define MCYCLE_RST BIT12 /* RW */ #define MCYCLE_RST BIT12 /* RW */
#define ENDIAN_CTR (BIT09+BIT08) /* RW */ #define ENDIAN_CTR (BIT09 + BIT08) /* RW */
#define ENDIAN_BYTE_SWAP BIT09 #define ENDIAN_BYTE_SWAP BIT09
#define ENDIAN_HALF_WORD_SWAP ENDIAN_CTR #define ENDIAN_HALF_WORD_SWAP ENDIAN_CTR
@ -376,7 +376,7 @@
#define HTRANS_MODE BIT04 /* RW */ #define HTRANS_MODE BIT04 /* RW */
#define WBURST_TYPE BIT02 /* RW */ #define WBURST_TYPE BIT02 /* RW */
#define BURST_TYPE (BIT01+BIT00) /* RW */ #define BURST_TYPE (BIT01 + BIT00) /* RW */
#define BURST_MAX_16 0 #define BURST_MAX_16 0
#define BURST_MAX_8 BIT00 #define BURST_MAX_8 BIT00
#define BURST_MAX_4 BIT01 #define BURST_MAX_4 BIT01
@ -412,7 +412,7 @@
#define EPC_RST BIT00 /* RW */ #define EPC_RST BIT00 /* RW */
/*------- (0x1014) USBF_EPTEST Register */ /*------- (0x1014) USBF_EPTEST Register */
#define LINESTATE (BIT09+BIT08) /* R */ #define LINESTATE (BIT09 + BIT08) /* R */
#define DM_LEVEL BIT09 /* R */ #define DM_LEVEL BIT09 /* R */
#define DP_LEVEL BIT08 /* R */ #define DP_LEVEL BIT08 /* R */
@ -485,7 +485,7 @@ struct fc_regs {
struct ep_regs EP_REGS[REG_EP_NUM]; /* Endpoint Register */ struct ep_regs EP_REGS[REG_EP_NUM]; /* Endpoint Register */
u8 Reserved220[0x1000-0x220]; /* (0x0220:0x0FFF) Reserved */ u8 Reserved220[0x1000 - 0x220]; /* (0x0220:0x0FFF) Reserved */
u32 AHBSCTR; /* (0x1000) AHBSCTR */ u32 AHBSCTR; /* (0x1000) AHBSCTR */
u32 AHBMCTR; /* (0x1004) AHBMCTR */ u32 AHBMCTR; /* (0x1004) AHBMCTR */
@ -494,16 +494,16 @@ struct fc_regs {
u32 EPCTR; /* (0x1010) EPCTR */ u32 EPCTR; /* (0x1010) EPCTR */
u32 USBF_EPTEST; /* (0x1014) USBF_EPTEST */ u32 USBF_EPTEST; /* (0x1014) USBF_EPTEST */
u8 Reserved1018[0x20-0x18]; /* (0x1018:0x101F) Reserved */ u8 Reserved1018[0x20 - 0x18]; /* (0x1018:0x101F) Reserved */
u32 USBSSVER; /* (0x1020) USBSSVER */ u32 USBSSVER; /* (0x1020) USBSSVER */
u32 USBSSCONF; /* (0x1024) USBSSCONF */ u32 USBSSCONF; /* (0x1024) USBSSCONF */
u8 Reserved1028[0x110-0x28]; /* (0x1028:0x110F) Reserved */ u8 Reserved1028[0x110 - 0x28]; /* (0x1028:0x110F) Reserved */
struct ep_dcr EP_DCR[REG_EP_NUM]; /* */ struct ep_dcr EP_DCR[REG_EP_NUM]; /* */
u8 Reserved1200[0x1000-0x200]; /* Reserved */ u8 Reserved1200[0x1000 - 0x200]; /* Reserved */
} __aligned(32); } __aligned(32);
#define EP0_PACKETSIZE 64 #define EP0_PACKETSIZE 64