mirror of
https://git.kernel.org/pub/scm/linux/kernel/git/stable/linux.git
synced 2024-09-29 05:44:11 +00:00
MIPS: Whitespace cleanups and reformatting.
Signed-off-by: Steven J. Hill <sjhill@mips.com> Cc: linux-mips@linux-mips.org Cc: Steven J. Hill <sjhill@mips.com> Cc: Kevin Cernekee <cernekee@gmail.com> Patchwork: https://patchwork.linux-mips.org/patch/4781/ Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
This commit is contained in:
parent
bc4f297554
commit
b9688310d7
2 changed files with 17 additions and 13 deletions
|
@ -1142,17 +1142,21 @@ do { \
|
|||
/*
|
||||
* Macros to access the floating point coprocessor control registers
|
||||
*/
|
||||
#define read_32bit_cp1_register(source) \
|
||||
({ int __res; \
|
||||
__asm__ __volatile__( \
|
||||
".set\tpush\n\t" \
|
||||
".set\treorder\n\t" \
|
||||
/* gas fails to assemble cfc1 for some archs (octeon).*/ \
|
||||
".set\tmips1\n\t" \
|
||||
"cfc1\t%0,"STR(source)"\n\t" \
|
||||
".set\tpop" \
|
||||
: "=r" (__res)); \
|
||||
__res;})
|
||||
#define read_32bit_cp1_register(source) \
|
||||
({ \
|
||||
int __res; \
|
||||
\
|
||||
__asm__ __volatile__( \
|
||||
" .set push \n" \
|
||||
" .set reorder \n" \
|
||||
" # gas fails to assemble cfc1 for some archs, \n" \
|
||||
" # like Octeon. \n" \
|
||||
" .set mips1 \n" \
|
||||
" cfc1 %0,"STR(source)" \n" \
|
||||
" .set pop \n" \
|
||||
: "=r" (__res)); \
|
||||
__res; \
|
||||
})
|
||||
|
||||
#define rddsp(mask) \
|
||||
({ \
|
||||
|
|
|
@ -518,7 +518,7 @@ static inline int simulate_ll(struct pt_regs *regs, unsigned int opcode)
|
|||
offset >>= 16;
|
||||
|
||||
vaddr = (unsigned long __user *)
|
||||
((unsigned long)(regs->regs[(opcode & BASE) >> 21]) + offset);
|
||||
((unsigned long)(regs->regs[(opcode & BASE) >> 21]) + offset);
|
||||
|
||||
if ((unsigned long)vaddr & 3)
|
||||
return SIGBUS;
|
||||
|
@ -558,7 +558,7 @@ static inline int simulate_sc(struct pt_regs *regs, unsigned int opcode)
|
|||
offset >>= 16;
|
||||
|
||||
vaddr = (unsigned long __user *)
|
||||
((unsigned long)(regs->regs[(opcode & BASE) >> 21]) + offset);
|
||||
((unsigned long)(regs->regs[(opcode & BASE) >> 21]) + offset);
|
||||
reg = (opcode & RT) >> 16;
|
||||
|
||||
if ((unsigned long)vaddr & 3)
|
||||
|
|
Loading…
Reference in a new issue