mirrors/linux-stable
1
0
Fork 0
mirror of https://git.kernel.org/pub/scm/linux/kernel/git/stable/linux.git synced 2024-09-15 23:25:07 +00:00
Code Issues Releases Wiki Activity

powerpc: Use 32 bit loads and stores when operating on condition register values

Browse source 
The condition register (CR) is a 32 bit quantity so we should use
32 bit loads and stores.

Signed-off-by: Anton Blanchard <anton@samba.org>
Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
This commit is contained in:
Anton Blanchard 2013-10-15 14:36:31 +11:00 committed by Benjamin Herrenschmidt
parent 65508689d4
commit bbe30b3b57
2 changed files with 6 additions and 6 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

8
arch/powerpc/kernel/tm.S
View file

@ -106,7 +106,7 @@ DSCR_DEFAULT:
_GLOBAL(tm_reclaim) _GLOBAL(tm_reclaim)
mfcr r6 mfcr r6
mflr r0 mflr r0
std r6, 8(r1) stw r6, 8(r1)
std r0, 16(r1) std r0, 16(r1)
std r2, 40(r1) std r2, 40(r1)
stdu r1, -TM_FRAME_SIZE(r1) stdu r1, -TM_FRAME_SIZE(r1)
@ -285,7 +285,7 @@ dont_backup_fp:
REST_NVGPRS(r1) REST_NVGPRS(r1)
addi r1, r1, TM_FRAME_SIZE addi r1, r1, TM_FRAME_SIZE
ld r4, 8(r1) lwz r4, 8(r1)
ld r0, 16(r1) ld r0, 16(r1)
mtcr r4 mtcr r4
mtlr r0 mtlr r0
@ -310,7 +310,7 @@ dont_backup_fp:
_GLOBAL(tm_recheckpoint) _GLOBAL(tm_recheckpoint)
mfcr r5 mfcr r5
mflr r0 mflr r0
std r5, 8(r1) stw r5, 8(r1)
std r0, 16(r1) std r0, 16(r1)
std r2, 40(r1) std r2, 40(r1)
stdu r1, -TM_FRAME_SIZE(r1) stdu r1, -TM_FRAME_SIZE(r1)
@ -444,7 +444,7 @@ restore_gprs:
REST_NVGPRS(r1) REST_NVGPRS(r1)
addi r1, r1, TM_FRAME_SIZE addi r1, r1, TM_FRAME_SIZE
ld r4, 8(r1) lwz r4, 8(r1)
ld r0, 16(r1) ld r0, 16(r1)
mtcr r4 mtcr r4
mtlr r0 mtlr r0

4
arch/powerpc/platforms/powernv/opal-wrappers.S
View file

@ -24,7 +24,7 @@
mflr r0; \ mflr r0; \
mfcr r12; \ mfcr r12; \
std r0,16(r1); \ std r0,16(r1); \
std r12,8(r1); \ stw r12,8(r1); \
std r1,PACAR1(r13); \ std r1,PACAR1(r13); \
li r0,0; \ li r0,0; \
mfmsr r12; \ mfmsr r12; \
@ -53,7 +53,7 @@ _STATIC(opal_return)
*/ */
FIXUP_ENDIAN FIXUP_ENDIAN
ld r2,PACATOC(r13); ld r2,PACATOC(r13);
ld r4,8(r1); lwz r4,8(r1);
ld r5,16(r1); ld r5,16(r1);
ld r6,PACASAVEDMSR(r13); ld r6,PACASAVEDMSR(r13);
mtspr SPRN_SRR0,r5; mtspr SPRN_SRR0,r5;