mirror of
https://git.kernel.org/pub/scm/linux/kernel/git/stable/linux.git
synced 2024-10-05 00:20:32 +00:00
riscv: fix accessing 8-byte variable from RV32
[ Upstream commit dbee9c9c45
]
A memory save operation to 8-byte variable in RV32 is divided into
two sw instructions in the put_user macro. The current fixup returns
execution flow to the second sw instead of the one after it.
This patch fixes this fixup code according to the load access part.
Signed-off-by: Alan Kao<alankao@andestech.com>
Cc: Greentime Hu <greentime@andestech.com>
Cc: Vincent Chen <deanbo422@gmail.com>
Signed-off-by: Palmer Dabbelt <palmer@sifive.com>
Signed-off-by: Sasha Levin <sashal@kernel.org>
This commit is contained in:
parent
0424b0b357
commit
bc03109582
1 changed files with 1 additions and 1 deletions
|
@ -307,7 +307,7 @@ do { \
|
||||||
" .balign 4\n" \
|
" .balign 4\n" \
|
||||||
"4:\n" \
|
"4:\n" \
|
||||||
" li %0, %6\n" \
|
" li %0, %6\n" \
|
||||||
" jump 2b, %1\n" \
|
" jump 3b, %1\n" \
|
||||||
" .previous\n" \
|
" .previous\n" \
|
||||||
" .section __ex_table,\"a\"\n" \
|
" .section __ex_table,\"a\"\n" \
|
||||||
" .balign " RISCV_SZPTR "\n" \
|
" .balign " RISCV_SZPTR "\n" \
|
||||||
|
|
Loading…
Reference in a new issue