mirror of
https://git.kernel.org/pub/scm/linux/kernel/git/stable/linux.git
synced 2024-08-25 18:30:06 +00:00
mmc: sdhci-pci-gli: Finetune HS400 RX delay for GL9763E
To improve the compatibility of GL9763E with HS400 eMMC cards, finetune the RX delay of HS400 mode. Signed-off-by: Renius Chen <reniuschengl@gmail.com> Link: https://lore.kernel.org/r/20210111082249.17092-1-reniuschengl@gmail.com Signed-off-by: Ulf Hansson <ulf.hansson@linaro.org>
This commit is contained in:
parent
ffd68f356e
commit
c58c5950b8
1 changed files with 9 additions and 0 deletions
|
@ -95,6 +95,10 @@
|
|||
#define PCIE_GLI_9763E_MMC_CTRL 0x960
|
||||
#define GLI_9763E_HS400_SLOW BIT(3)
|
||||
|
||||
#define PCIE_GLI_9763E_CLKRXDLY 0x934
|
||||
#define GLI_9763E_HS400_RXDLY GENMASK(31, 28)
|
||||
#define GLI_9763E_HS400_RXDLY_5 0x5
|
||||
|
||||
#define SDHCI_GLI_9763E_CQE_BASE_ADDR 0x200
|
||||
#define GLI_9763E_CQE_TRNS_MODE (SDHCI_TRNS_MULTI | \
|
||||
SDHCI_TRNS_BLK_CNT_EN | \
|
||||
|
@ -802,6 +806,11 @@ static void gli_set_gl9763e(struct sdhci_pci_slot *slot)
|
|||
value |= FIELD_PREP(GLI_9763E_CFG2_L1DLY, GLI_9763E_CFG2_L1DLY_MAX);
|
||||
pci_write_config_dword(pdev, PCIE_GLI_9763E_CFG2, value);
|
||||
|
||||
pci_read_config_dword(pdev, PCIE_GLI_9763E_CLKRXDLY, &value);
|
||||
value &= ~GLI_9763E_HS400_RXDLY;
|
||||
value |= FIELD_PREP(GLI_9763E_HS400_RXDLY, GLI_9763E_HS400_RXDLY_5);
|
||||
pci_write_config_dword(pdev, PCIE_GLI_9763E_CLKRXDLY, value);
|
||||
|
||||
pci_read_config_dword(pdev, PCIE_GLI_9763E_VHS, &value);
|
||||
value &= ~GLI_9763E_VHS_REV;
|
||||
value |= FIELD_PREP(GLI_9763E_VHS_REV, GLI_9763E_VHS_REV_R);
|
||||
|
|
Loading…
Reference in a new issue