drm/exynos: add Exynos5433 decon driver
DECON(Display and Enhancement Controller) is new IP replacing FIMD in Exynos5433. This patch adds Exynos5433 decon driver. Signed-off-by: Joonyoung Shim <jy0922.shim@samsung.com> Signed-off-by: Hyungwon Hwang <human.hwang@samsung.com> Signed-off-by: Inki Dae <inki.dae@samsung.com>
This commit is contained in:
Joonyoung Shim
Inki Dae
parent
9a09a69a87
commit
c8466a9166
|
|
@ -0,0 +1,65 @@
|
|||
Device-Tree bindings for Samsung Exynos SoC display controller (DECON)
|
||||
|
||||
DECON (Display and Enhancement Controller) is the Display Controller for the
|
||||
Exynos series of SoCs which transfers the image data from a video memory
|
||||
buffer to an external LCD interface.
|
||||
|
||||
Required properties:
|
||||
- compatible: value should be "samsung,exynos5433-decon";
|
||||
- reg: physical base address and length of the DECON registers set.
|
||||
- interrupts: should contain a list of all DECON IP block interrupts in the
|
||||
order: VSYNC, LCD_SYSTEM. The interrupt specifier format
|
||||
depends on the interrupt controller used.
|
||||
- interrupt-names: should contain the interrupt names: "vsync", "lcd_sys"
|
||||
in the same order as they were listed in the interrupts
|
||||
property.
|
||||
- clocks: must include clock specifiers corresponding to entries in the
|
||||
clock-names property.
|
||||
- clock-names: list of clock names sorted in the same order as the clocks
|
||||
property. Must contain "aclk_decon", "aclk_smmu_decon0x",
|
||||
"aclk_xiu_decon0x", "pclk_smmu_decon0x", clk_decon_vclk",
|
||||
"sclk_decon_eclk"
|
||||
- ports: contains a port which is connected to mic node. address-cells and
|
||||
size-cells must 1 and 0, respectively.
|
||||
- port: contains an endpoint node which is connected to the endpoint in the mic
|
||||
node. The reg value muset be 0.
|
||||
- i80-if-timings: specify whether the panel which is connected to decon uses
|
||||
i80 lcd interface or mipi video interface. This node contains
|
||||
no timing information as that of fimd does. Because there is
|
||||
no register in decon to specify i80 interface timing value,
|
||||
it is not needed, but make it remain to use same kind of node
|
||||
in fimd and exynos7 decon.
|
||||
|
||||
Example:
|
||||
SoC specific DT entry:
|
||||
decon: decon@13800000 {
|
||||
compatible = "samsung,exynos5433-decon";
|
||||
reg = <0x13800000 0x2104>;
|
||||
clocks = <&cmu_disp CLK_ACLK_DECON>, <&cmu_disp CLK_ACLK_SMMU_DECON0X>,
|
||||
<&cmu_disp CLK_ACLK_XIU_DECON0X>,
|
||||
<&cmu_disp CLK_PCLK_SMMU_DECON0X>,
|
||||
<&cmu_disp CLK_SCLK_DECON_VCLK>,
|
||||
<&cmu_disp CLK_SCLK_DECON_ECLK>;
|
||||
clock-names = "aclk_decon", "aclk_smmu_decon0x", "aclk_xiu_decon0x",
|
||||
"pclk_smmu_decon0x", "sclk_decon_vclk", "sclk_decon_eclk";
|
||||
interrupt-names = "vsync", "lcd_sys";
|
||||
interrupts = <0 202 0>, <0 203 0>;
|
||||
|
||||
ports {
|
||||
#address-cells = <1>;
|
||||
#size-cells = <0>;
|
||||
|
||||
port@0 {
|
||||
reg = <0>;
|
||||
decon_to_mic: endpoint {
|
||||
remote-endpoint = <&mic_to_decon>;
|
||||
};
|
||||
};
|
||||
};
|
||||
};
|
||||
|
||||
Board specific DT entry:
|
||||
&decon {
|
||||
i80-if-timings {
|
||||
};
|
||||
};
|
||||
|
|
@ -24,6 +24,12 @@ config DRM_EXYNOS_FIMD
|
|||
help
|
||||
Choose this option if you want to use Exynos FIMD for DRM.
|
||||
|
||||
config DRM_EXYNOS5433_DECON
|
||||
bool "Exynos5433 DRM DECON"
|
||||
depends on DRM_EXYNOS
|
||||
help
|
||||
Choose this option if you want to use Exynos5433 DECON for DRM.
|
||||
|
||||
config DRM_EXYNOS7_DECON
|
||||
bool "Exynos7 DRM DECON"
|
||||
depends on DRM_EXYNOS && !FB_S3C
|
||||
|
|
|
|||
|
|
@ -10,6 +10,7 @@ exynosdrm-y := exynos_drm_drv.o exynos_drm_encoder.o \
|
|||
|
||||
exynosdrm-$(CONFIG_DRM_EXYNOS_IOMMU) += exynos_drm_iommu.o
|
||||
exynosdrm-$(CONFIG_DRM_EXYNOS_FIMD) += exynos_drm_fimd.o
|
||||
exynosdrm-$(CONFIG_DRM_EXYNOS5433_DECON) += exynos5433_drm_decon.o
|
||||
exynosdrm-$(CONFIG_DRM_EXYNOS7_DECON) += exynos7_drm_decon.o
|
||||
exynosdrm-$(CONFIG_DRM_EXYNOS_DPI) += exynos_drm_dpi.o
|
||||
exynosdrm-$(CONFIG_DRM_EXYNOS_DSI) += exynos_drm_dsi.o
|
||||
|
|
|
|||
|
|
@ -0,0 +1,660 @@
|
|||
/* drivers/gpu/drm/exynos5433_drm_decon.c
|
||||
*
|
||||
* Copyright (C) 2015 Samsung Electronics Co.Ltd
|
||||
* Authors:
|
||||
* Joonyoung Shim <jy0922.shim@samsung.com>
|
||||
* Hyungwon Hwang <human.hwang@samsung.com>
|
||||
*
|
||||
* This program is free software; you can redistribute it and/or modify
|
||||
* it under the terms of the GNU General Public License version 2 as
|
||||
* published by the Free Software Foundationr
|
||||
*/
|
||||
|
||||
#include <linux/platform_device.h>
|
||||
#include <linux/clk.h>
|
||||
#include <linux/component.h>
|
||||
#include <linux/of_gpio.h>
|
||||
#include <linux/pm_runtime.h>
|
||||
|
||||
#include <video/exynos5433_decon.h>
|
||||
|
||||
#include "exynos_drm_drv.h"
|
||||
#include "exynos_drm_crtc.h"
|
||||
#include "exynos_drm_plane.h"
|
||||
#include "exynos_drm_iommu.h"
|
||||
|
||||
#define WINDOWS_NR 3
|
||||
#define MIN_FB_WIDTH_FOR_16WORD_BURST 128
|
||||
|
||||
struct decon_context {
|
||||
struct device *dev;
|
||||
struct drm_device *drm_dev;
|
||||
struct exynos_drm_crtc *crtc;
|
||||
struct exynos_drm_plane planes[WINDOWS_NR];
|
||||
void __iomem *addr;
|
||||
struct clk *clks[6];
|
||||
unsigned int default_win;
|
||||
unsigned long irq_flags;
|
||||
int pipe;
|
||||
bool suspended;
|
||||
|
||||
#define BIT_CLKS_ENABLED 0
|
||||
#define BIT_IRQS_ENABLED 1
|
||||
unsigned long enabled;
|
||||
bool i80_if;
|
||||
atomic_t win_updated;
|
||||
};
|
||||
|
||||
static const char * const decon_clks_name[] = {
|
||||
"aclk_decon",
|
||||
"aclk_smmu_decon0x",
|
||||
"aclk_xiu_decon0x",
|
||||
"pclk_smmu_decon0x",
|
||||
"sclk_decon_vclk",
|
||||
"sclk_decon_eclk",
|
||||
};
|
||||
|
||||
static int decon_enable_vblank(struct exynos_drm_crtc *crtc)
|
||||
{
|
||||
struct decon_context *ctx = crtc->ctx;
|
||||
u32 val;
|
||||
|
||||
if (ctx->suspended)
|
||||
return -EPERM;
|
||||
|
||||
if (test_and_set_bit(0, &ctx->irq_flags)) {
|
||||
val = VIDINTCON0_INTEN;
|
||||
if (ctx->i80_if)
|
||||
val |= VIDINTCON0_FRAMEDONE;
|
||||
else
|
||||
val |= VIDINTCON0_INTFRMEN;
|
||||
|
||||
writel(val, ctx->addr + DECON_VIDINTCON0);
|
||||
}
|
||||
|
||||
return 0;
|
||||
}
|
||||
|
||||
static void decon_disable_vblank(struct exynos_drm_crtc *crtc)
|
||||
{
|
||||
struct decon_context *ctx = crtc->ctx;
|
||||
|
||||
if (ctx->suspended)
|
||||
return;
|
||||
|
||||
if (test_and_clear_bit(0, &ctx->irq_flags))
|
||||
writel(0, ctx->addr + DECON_VIDINTCON0);
|
||||
}
|
||||
|
||||
static void decon_setup_trigger(struct decon_context *ctx)
|
||||
{
|
||||
u32 val = TRIGCON_TRIGEN_PER_F | TRIGCON_TRIGEN_F |
|
||||
TRIGCON_TE_AUTO_MASK | TRIGCON_SWTRIGEN;
|
||||
writel(val, ctx->addr + DECON_TRIGCON);
|
||||
}
|
||||
|
||||
static void decon_commit(struct exynos_drm_crtc *crtc)
|
||||
{
|
||||
struct decon_context *ctx = crtc->ctx;
|
||||
struct drm_display_mode *mode = &crtc->base.mode;
|
||||
u32 val;
|
||||
|
||||
if (ctx->suspended)
|
||||
return;
|
||||
|
||||
/* enable clock gate */
|
||||
val = CMU_CLKGAGE_MODE_SFR_F | CMU_CLKGAGE_MODE_MEM_F;
|
||||
writel(val, ctx->addr + DECON_CMU);
|
||||
|
||||
/* lcd on and use command if */
|
||||
val = VIDOUT_LCD_ON;
|
||||
if (ctx->i80_if)
|
||||
val |= VIDOUT_COMMAND_IF;
|
||||
else
|
||||
val |= VIDOUT_RGB_IF;
|
||||
writel(val, ctx->addr + DECON_VIDOUTCON0);
|
||||
|
||||
val = VIDTCON2_LINEVAL(mode->vdisplay - 1) |
|
||||
VIDTCON2_HOZVAL(mode->hdisplay - 1);
|
||||
writel(val, ctx->addr + DECON_VIDTCON2);
|
||||
|
||||
if (!ctx->i80_if) {
|
||||
val = VIDTCON00_VBPD_F(
|
||||
mode->crtc_vtotal - mode->crtc_vsync_end) |
|
||||
VIDTCON00_VFPD_F(
|
||||
mode->crtc_vsync_start - mode->crtc_vdisplay);
|
||||
writel(val, ctx->addr + DECON_VIDTCON00);
|
||||
|
||||
val = VIDTCON01_VSPW_F(
|
||||
mode->crtc_vsync_end - mode->crtc_vsync_start);
|
||||
writel(val, ctx->addr + DECON_VIDTCON01);
|
||||
|
||||
val = VIDTCON10_HBPD_F(
|
||||
mode->crtc_htotal - mode->crtc_hsync_end) |
|
||||
VIDTCON10_HFPD_F(
|
||||
mode->crtc_hsync_start - mode->crtc_hdisplay);
|
||||
writel(val, ctx->addr + DECON_VIDTCON10);
|
||||
|
||||
val = VIDTCON11_HSPW_F(
|
||||
mode->crtc_hsync_end - mode->crtc_hsync_start);
|
||||
writel(val, ctx->addr + DECON_VIDTCON11);
|
||||
}
|
||||
|
||||
decon_setup_trigger(ctx);
|
||||
|
||||
/* enable output and display signal */
|
||||
val = VIDCON0_ENVID | VIDCON0_ENVID_F;
|
||||
writel(val, ctx->addr + DECON_VIDCON0);
|
||||
}
|
||||
|
||||
#define COORDINATE_X(x) (((x) & 0xfff) << 12)
|
||||
#define COORDINATE_Y(x) ((x) & 0xfff)
|
||||
#define OFFSIZE(x) (((x) & 0x3fff) << 14)
|
||||
#define PAGEWIDTH(x) ((x) & 0x3fff)
|
||||
|
||||
static void decon_win_set_pixfmt(struct decon_context *ctx, unsigned int win)
|
||||
{
|
||||
struct exynos_drm_plane *plane = &ctx->planes[win];
|
||||
unsigned long val;
|
||||
|
||||
val = readl(ctx->addr + DECON_WINCONx(win));
|
||||
val &= ~WINCONx_BPPMODE_MASK;
|
||||
|
||||
switch (plane->pixel_format) {
|
||||
case DRM_FORMAT_XRGB1555:
|
||||
val |= WINCONx_BPPMODE_16BPP_I1555;
|
||||
val |= WINCONx_HAWSWP_F;
|
||||
val |= WINCONx_BURSTLEN_16WORD;
|
||||
break;
|
||||
case DRM_FORMAT_RGB565:
|
||||
val |= WINCONx_BPPMODE_16BPP_565;
|
||||
val |= WINCONx_HAWSWP_F;
|
||||
val |= WINCONx_BURSTLEN_16WORD;
|
||||
break;
|
||||
case DRM_FORMAT_XRGB8888:
|
||||
val |= WINCONx_BPPMODE_24BPP_888;
|
||||
val |= WINCONx_WSWP_F;
|
||||
val |= WINCONx_BURSTLEN_16WORD;
|
||||
break;
|
||||
case DRM_FORMAT_ARGB8888:
|
||||
val |= WINCONx_BPPMODE_32BPP_A8888;
|
||||
val |= WINCONx_WSWP_F | WINCONx_BLD_PIX_F | WINCONx_ALPHA_SEL_F;
|
||||
val |= WINCONx_BURSTLEN_16WORD;
|
||||
break;
|
||||
default:
|
||||
DRM_ERROR("Proper pixel format is not set\n");
|
||||
return;
|
||||
}
|
||||
|
||||
DRM_DEBUG_KMS("bpp = %u\n", plane->bpp);
|
||||
|
||||
/*
|
||||
* In case of exynos, setting dma-burst to 16Word causes permanent
|
||||
* tearing for very small buffers, e.g. cursor buffer. Burst Mode
|
||||
* switching which is based on plane size is not recommended as
|
||||
* plane size varies a lot towards the end of the screen and rapid
|
||||
* movement causes unstable DMA which results into iommu crash/tear.
|
||||
*/
|
||||
|
||||
if (plane->fb_width < MIN_FB_WIDTH_FOR_16WORD_BURST) {
|
||||
val &= ~WINCONx_BURSTLEN_MASK;
|
||||
val |= WINCONx_BURSTLEN_8WORD;
|
||||
}
|
||||
|
||||
writel(val, ctx->addr + DECON_WINCONx(win));
|
||||
}
|
||||
|
||||
static void decon_shadow_protect_win(struct decon_context *ctx, int win,
|
||||
bool protect)
|
||||
{
|
||||
u32 val;
|
||||
|
||||
val = readl(ctx->addr + DECON_SHADOWCON);
|
||||
|
||||
if (protect)
|
||||
val |= SHADOWCON_Wx_PROTECT(win);
|
||||
else
|
||||
val &= ~SHADOWCON_Wx_PROTECT(win);
|
||||
|
||||
writel(val, ctx->addr + DECON_SHADOWCON);
|
||||
}
|
||||
|
||||
static void decon_win_commit(struct exynos_drm_crtc *crtc, unsigned int win)
|
||||
{
|
||||
struct decon_context *ctx = crtc->ctx;
|
||||
struct exynos_drm_plane *plane;
|
||||
u32 val;
|
||||
|
||||
if (win < 0 || win >= WINDOWS_NR)
|
||||
return;
|
||||
|
||||
plane = &ctx->planes[win];
|
||||
|
||||
if (ctx->suspended)
|
||||
return;
|
||||
|
||||
decon_shadow_protect_win(ctx, win, true);
|
||||
|
||||
val = COORDINATE_X(plane->crtc_x) | COORDINATE_Y(plane->crtc_y);
|
||||
writel(val, ctx->addr + DECON_VIDOSDxA(win));
|
||||
|
||||
val = COORDINATE_X(plane->crtc_x + plane->crtc_width - 1) |
|
||||
COORDINATE_Y(plane->crtc_y + plane->crtc_height - 1);
|
||||
writel(val, ctx->addr + DECON_VIDOSDxB(win));
|
||||
|
||||
val = VIDOSD_Wx_ALPHA_R_F(0x0) | VIDOSD_Wx_ALPHA_G_F(0x0) |
|
||||
VIDOSD_Wx_ALPHA_B_F(0x0);
|
||||
writel(val, ctx->addr + DECON_VIDOSDxC(win));
|
||||
|
||||
val = VIDOSD_Wx_ALPHA_R_F(0x0) | VIDOSD_Wx_ALPHA_G_F(0x0) |
|
||||
VIDOSD_Wx_ALPHA_B_F(0x0);
|
||||
writel(val, ctx->addr + DECON_VIDOSDxD(win));
|
||||
|
||||
writel(plane->dma_addr[0], ctx->addr + DECON_VIDW0xADD0B0(win));
|
||||
|
||||
val = plane->dma_addr[0] + plane->pitch * plane->crtc_height;
|
||||
writel(val, ctx->addr + DECON_VIDW0xADD1B0(win));
|
||||
|
||||
val = OFFSIZE(plane->pitch - plane->crtc_width * (plane->bpp >> 3))
|
||||
| PAGEWIDTH(plane->crtc_width * (plane->bpp >> 3));
|
||||
writel(val, ctx->addr + DECON_VIDW0xADD2(win));
|
||||
|
||||
decon_win_set_pixfmt(ctx, win);
|
||||
|
||||
/* window enable */
|
||||
val = readl(ctx->addr + DECON_WINCONx(win));
|
||||
val |= WINCONx_ENWIN_F;
|
||||
writel(val, ctx->addr + DECON_WINCONx(win));
|
||||
|
||||
decon_shadow_protect_win(ctx, win, false);
|
||||
|
||||
/* standalone update */
|
||||
val = readl(ctx->addr + DECON_UPDATE);
|
||||
val |= STANDALONE_UPDATE_F;
|
||||
writel(val, ctx->addr + DECON_UPDATE);
|
||||
|
||||
if (ctx->i80_if)
|
||||
atomic_set(&ctx->win_updated, 1);
|
||||
}
|
||||
|
||||
static void decon_win_disable(struct exynos_drm_crtc *crtc, unsigned int win)
|
||||
{
|
||||
struct decon_context *ctx = crtc->ctx;
|
||||
struct exynos_drm_plane *plane;
|
||||
u32 val;
|
||||
|
||||
if (win < 0 || win >= WINDOWS_NR)
|
||||
return;
|
||||
|
||||
plane = &ctx->planes[win];
|
||||
|
||||
if (ctx->suspended)
|
||||
return;
|
||||
|
||||
decon_shadow_protect_win(ctx, win, true);
|
||||
|
||||
/* window disable */
|
||||
val = readl(ctx->addr + DECON_WINCONx(win));
|
||||
val &= ~WINCONx_ENWIN_F;
|
||||
writel(val, ctx->addr + DECON_WINCONx(win));
|
||||
|
||||
decon_shadow_protect_win(ctx, win, false);
|
||||
|
||||
/* standalone update */
|
||||
val = readl(ctx->addr + DECON_UPDATE);
|
||||
val |= STANDALONE_UPDATE_F;
|
||||
writel(val, ctx->addr + DECON_UPDATE);
|
||||
}
|
||||
|
||||
static void decon_swreset(struct decon_context *ctx)
|
||||
{
|
||||
unsigned int tries;
|
||||
|
||||
writel(0, ctx->addr + DECON_VIDCON0);
|
||||
for (tries = 2000; tries; --tries) {
|
||||
if (~readl(ctx->addr + DECON_VIDCON0) & VIDCON0_STOP_STATUS)
|
||||
break;
|
||||
udelay(10);
|
||||
}
|
||||
|
||||
WARN(tries == 0, "failed to disable DECON\n");
|
||||
|
||||
writel(VIDCON0_SWRESET, ctx->addr + DECON_VIDCON0);
|
||||
for (tries = 2000; tries; --tries) {
|
||||
if (~readl(ctx->addr + DECON_VIDCON0) & VIDCON0_SWRESET)
|
||||
break;
|
||||
udelay(10);
|
||||
}
|
||||
|
||||
WARN(tries == 0, "failed to software reset DECON\n");
|
||||
}
|
||||
|
||||
static void decon_enable(struct exynos_drm_crtc *crtc)
|
||||
{
|
||||
struct decon_context *ctx = crtc->ctx;
|
||||
int ret;
|
||||
int i;
|
||||
|
||||
if (!ctx->suspended)
|
||||
return;
|
||||
|
||||
ctx->suspended = false;
|
||||
|
||||
pm_runtime_get_sync(ctx->dev);
|
||||
|
||||
for (i = 0; i < ARRAY_SIZE(decon_clks_name); i++) {
|
||||
ret = clk_prepare_enable(ctx->clks[i]);
|
||||
if (ret < 0)
|
||||
goto err;
|
||||
}
|
||||
|
||||
set_bit(BIT_CLKS_ENABLED, &ctx->enabled);
|
||||
|
||||
/* if vblank was enabled status, enable it again. */
|
||||
if (test_and_clear_bit(0, &ctx->irq_flags))
|
||||
decon_enable_vblank(ctx->crtc);
|
||||
|
||||
decon_commit(ctx->crtc);
|
||||
|
||||
return;
|
||||
err:
|
||||
while (--i >= 0)
|
||||
clk_disable_unprepare(ctx->clks[i]);
|
||||
|
||||
ctx->suspended = true;
|
||||
}
|
||||
|
||||
static void decon_disable(struct exynos_drm_crtc *crtc)
|
||||
{
|
||||
struct decon_context *ctx = crtc->ctx;
|
||||
int i;
|
||||
|
||||
if (ctx->suspended)
|
||||
return;
|
||||
|
||||
/*
|
||||
* We need to make sure that all windows are disabled before we
|
||||
* suspend that connector. Otherwise we might try to scan from
|
||||
* a destroyed buffer later.
|
||||
*/
|
||||
for (i = 0; i < WINDOWS_NR; i++)
|
||||
decon_win_disable(crtc, i);
|
||||
|
||||
decon_swreset(ctx);
|
||||
|
||||
for (i = 0; i < ARRAY_SIZE(decon_clks_name); i++)
|
||||
clk_disable_unprepare(ctx->clks[i]);
|
||||
|
||||
clear_bit(BIT_CLKS_ENABLED, &ctx->enabled);
|
||||
|
||||
pm_runtime_put_sync(ctx->dev);
|
||||
|
||||
ctx->suspended = true;
|
||||
}
|
||||
|
||||
void decon_te_irq_handler(struct exynos_drm_crtc *crtc)
|
||||
{
|
||||
struct decon_context *ctx = crtc->ctx;
|
||||
u32 val;
|
||||
|
||||
if (!test_bit(BIT_CLKS_ENABLED, &ctx->enabled))
|
||||
return;
|
||||
|
||||
if (atomic_add_unless(&ctx->win_updated, -1, 0)) {
|
||||
/* trigger */
|
||||
val = readl(ctx->addr + DECON_TRIGCON);
|
||||
val |= TRIGCON_SWTRIGCMD;
|
||||
writel(val, ctx->addr + DECON_TRIGCON);
|
||||
}
|
||||
|
||||
drm_handle_vblank(ctx->drm_dev, ctx->pipe);
|
||||
}
|
||||
|
||||
static void decon_clear_channels(struct exynos_drm_crtc *crtc)
|
||||
{
|
||||
struct decon_context *ctx = crtc->ctx;
|
||||
int win, i, ret;
|
||||
u32 val;
|
||||
|
||||
DRM_DEBUG_KMS("%s\n", __FILE__);
|
||||
|
||||
for (i = 0; i < ARRAY_SIZE(decon_clks_name); i++) {
|
||||
ret = clk_prepare_enable(ctx->clks[i]);
|
||||
if (ret < 0)
|
||||
goto err;
|
||||
}
|
||||
|
||||
for (win = 0; win < WINDOWS_NR; win++) {
|
||||
/* shadow update disable */
|
||||
val = readl(ctx->addr + DECON_SHADOWCON);
|
||||
val |= SHADOWCON_Wx_PROTECT(win);
|
||||
writel(val, ctx->addr + DECON_SHADOWCON);
|
||||
|
||||
/* window disable */
|
||||
val = readl(ctx->addr + DECON_WINCONx(win));
|
||||
val &= ~WINCONx_ENWIN_F;
|
||||
writel(val, ctx->addr + DECON_WINCONx(win));
|
||||
|
||||
/* shadow update enable */
|
||||
val = readl(ctx->addr + DECON_SHADOWCON);
|
||||
val &= ~SHADOWCON_Wx_PROTECT(win);
|
||||
writel(val, ctx->addr + DECON_SHADOWCON);
|
||||
|
||||
/* standalone update */
|
||||
val = readl(ctx->addr + DECON_UPDATE);
|
||||
val |= STANDALONE_UPDATE_F;
|
||||
writel(val, ctx->addr + DECON_UPDATE);
|
||||
}
|
||||
/* TODO: wait for possible vsync */
|
||||
msleep(50);
|
||||
|
||||
err:
|
||||
while (--i >= 0)
|
||||
clk_disable_unprepare(ctx->clks[i]);
|
||||
}
|
||||
|
||||
static struct exynos_drm_crtc_ops decon_crtc_ops = {
|
||||
.enable = decon_enable,
|
||||
.disable = decon_disable,
|
||||
.commit = decon_commit,
|
||||
.enable_vblank = decon_enable_vblank,
|
||||
.disable_vblank = decon_disable_vblank,
|
||||
.commit = decon_commit,
|
||||
.win_commit = decon_win_commit,
|
||||
.win_disable = decon_win_disable,
|
||||
.te_handler = decon_te_irq_handler,
|
||||
.clear_channels = decon_clear_channels,
|
||||
};
|
||||
|
||||
static int decon_bind(struct device *dev, struct device *master, void *data)
|
||||
{
|
||||
struct decon_context *ctx = dev_get_drvdata(dev);
|
||||
struct drm_device *drm_dev = data;
|
||||
struct exynos_drm_private *priv = drm_dev->dev_private;
|
||||
struct exynos_drm_plane *exynos_plane;
|
||||
enum drm_plane_type type;
|
||||
unsigned int zpos;
|
||||
int ret;
|
||||
|
||||
ctx->drm_dev = drm_dev;
|
||||
ctx->pipe = priv->pipe++;
|
||||
|
||||
for (zpos = 0; zpos < WINDOWS_NR; zpos++) {
|
||||
type = (zpos == ctx->default_win) ? DRM_PLANE_TYPE_PRIMARY :
|
||||
DRM_PLANE_TYPE_OVERLAY;
|
||||
ret = exynos_plane_init(drm_dev, &ctx->planes[zpos],
|
||||
1 << ctx->pipe, type, zpos);
|
||||
if (ret)
|
||||
return ret;
|
||||
}
|
||||
|
||||
exynos_plane = &ctx->planes[ctx->default_win];
|
||||
ctx->crtc = exynos_drm_crtc_create(drm_dev, &exynos_plane->base,
|
||||
ctx->pipe, EXYNOS_DISPLAY_TYPE_LCD,
|
||||
&decon_crtc_ops, ctx);
|
||||
if (IS_ERR(ctx->crtc)) {
|
||||
ret = PTR_ERR(ctx->crtc);
|
||||
goto err;
|
||||
}
|
||||
|
||||
ret = drm_iommu_attach_device_if_possible(ctx->crtc, drm_dev, dev);
|
||||
if (ret)
|
||||
goto err;
|
||||
|
||||
return ret;
|
||||
err:
|
||||
priv->pipe--;
|
||||
return ret;
|
||||
}
|
||||
|
||||
static void decon_unbind(struct device *dev, struct device *master, void *data)
|
||||
{
|
||||
struct decon_context *ctx = dev_get_drvdata(dev);
|
||||
|
||||
decon_disable(ctx->crtc);
|
||||
|
||||
/* detach this sub driver from iommu mapping if supported. */
|
||||
if (is_drm_iommu_supported(ctx->drm_dev))
|
||||
drm_iommu_detach_device(ctx->drm_dev, ctx->dev);
|
||||
}
|
||||
|
||||
static const struct component_ops decon_component_ops = {
|
||||
.bind = decon_bind,
|
||||
.unbind = decon_unbind,
|
||||
};
|
||||
|
||||
static irqreturn_t decon_vsync_irq_handler(int irq, void *dev_id)
|
||||
{
|
||||
struct decon_context *ctx = dev_id;
|
||||
u32 val;
|
||||
|
||||
if (!test_bit(BIT_CLKS_ENABLED, &ctx->enabled))
|
||||
goto out;
|
||||
|
||||
val = readl(ctx->addr + DECON_VIDINTCON1);
|
||||
if (val & VIDINTCON1_INTFRMPEND) {
|
||||
drm_handle_vblank(ctx->drm_dev, ctx->pipe);
|
||||
|
||||
/* clear */
|
||||
writel(VIDINTCON1_INTFRMPEND, ctx->addr + DECON_VIDINTCON1);
|
||||
}
|
||||
|
||||
out:
|
||||
return IRQ_HANDLED;
|
||||
}
|
||||
|
||||
static irqreturn_t decon_lcd_sys_irq_handler(int irq, void *dev_id)
|
||||
{
|
||||
struct decon_context *ctx = dev_id;
|
||||
u32 val;
|
||||
|
||||
if (!test_bit(BIT_CLKS_ENABLED, &ctx->enabled))
|
||||
goto out;
|
||||
|
||||
val = readl(ctx->addr + DECON_VIDINTCON1);
|
||||
if (val & VIDINTCON1_INTFRMDONEPEND) {
|
||||
exynos_drm_crtc_finish_pageflip(ctx->drm_dev, ctx->pipe);
|
||||
|
||||
/* clear */
|
||||
writel(VIDINTCON1_INTFRMDONEPEND,
|
||||
ctx->addr + DECON_VIDINTCON1);
|
||||
}
|
||||
|
||||
out:
|
||||
return IRQ_HANDLED;
|
||||
}
|
||||
|
||||
static int exynos5433_decon_probe(struct platform_device *pdev)
|
||||
{
|
||||
struct device *dev = &pdev->dev;
|
||||
struct decon_context *ctx;
|
||||
struct resource *res;
|
||||
int ret;
|
||||
int i;
|
||||
|
||||
ctx = devm_kzalloc(dev, sizeof(*ctx), GFP_KERNEL);
|
||||
if (!ctx)
|
||||
return -ENOMEM;
|
||||
|
||||
ctx->default_win = 0;
|
||||
ctx->suspended = true;
|
||||
ctx->dev = dev;
|
||||
if (of_get_child_by_name(dev->of_node, "i80-if-timings"))
|
||||
ctx->i80_if = true;
|
||||
|
||||
for (i = 0; i < ARRAY_SIZE(decon_clks_name); i++) {
|
||||
struct clk *clk;
|
||||
|
||||
clk = devm_clk_get(ctx->dev, decon_clks_name[i]);
|
||||
if (IS_ERR(clk))
|
||||
return PTR_ERR(clk);
|
||||
|
||||
ctx->clks[i] = clk;
|
||||
}
|
||||
|
||||
res = platform_get_resource(pdev, IORESOURCE_MEM, 0);
|
||||
if (!res) {
|
||||
dev_err(dev, "cannot find IO resource\n");
|
||||
return -ENXIO;
|
||||
}
|
||||
|
||||
ctx->addr = devm_ioremap_resource(dev, res);
|
||||
if (IS_ERR(ctx->addr)) {
|
||||
dev_err(dev, "ioremap failed\n");
|
||||
return PTR_ERR(ctx->addr);
|
||||
}
|
||||
|
||||
res = platform_get_resource_byname(pdev, IORESOURCE_IRQ,
|
||||
ctx->i80_if ? "lcd_sys" : "vsync");
|
||||
if (!res) {
|
||||
dev_err(dev, "cannot find IRQ resource\n");
|
||||
return -ENXIO;
|
||||
}
|
||||
|
||||
ret = devm_request_irq(dev, res->start, ctx->i80_if ?
|
||||
decon_lcd_sys_irq_handler : decon_vsync_irq_handler, 0,
|
||||
"drm_decon", ctx);
|
||||
if (ret < 0) {
|
||||
dev_err(dev, "lcd_sys irq request failed\n");
|
||||
return ret;
|
||||
}
|
||||
|
||||
platform_set_drvdata(pdev, ctx);
|
||||
|
||||
pm_runtime_enable(dev);
|
||||
|
||||
ret = component_add(dev, &decon_component_ops);
|
||||
if (ret)
|
||||
goto err_disable_pm_runtime;
|
||||
|
||||
return 0;
|
||||
|
||||
err_disable_pm_runtime:
|
||||
pm_runtime_disable(dev);
|
||||
|
||||
return ret;
|
||||
}
|
||||
|
||||
static int exynos5433_decon_remove(struct platform_device *pdev)
|
||||
{
|
||||
pm_runtime_disable(&pdev->dev);
|
||||
|
||||
component_del(&pdev->dev, &decon_component_ops);
|
||||
|
||||
return 0;
|
||||
}
|
||||
|
||||
static const struct of_device_id exynos5433_decon_driver_dt_match[] = {
|
||||
{ .compatible = "samsung,exynos5433-decon" },
|
||||
{},
|
||||
};
|
||||
MODULE_DEVICE_TABLE(of, exynos5433_decon_driver_dt_match);
|
||||
|
||||
struct platform_driver exynos5433_decon_driver = {
|
||||
.probe = exynos5433_decon_probe,
|
||||
.remove = exynos5433_decon_remove,
|
||||
.driver = {
|
||||
.name = "exynos5433-decon",
|
||||
.of_match_table = exynos5433_decon_driver_dt_match,
|
||||
},
|
||||
};
|
||||
|
|
@ -301,6 +301,7 @@ int exynos_drm_create_enc_conn(struct drm_device *dev,
|
|||
struct exynos_drm_display *display);
|
||||
|
||||
extern struct platform_driver fimd_driver;
|
||||
extern struct platform_driver exynos5433_decon_driver;
|
||||
extern struct platform_driver decon_driver;
|
||||
extern struct platform_driver dp_driver;
|
||||
extern struct platform_driver dsi_driver;
|
||||
|
|
|
|||
|
|
@ -0,0 +1,165 @@
|
|||
/*
|
||||
* Copyright (C) 2014 Samsung Electronics Co.Ltd
|
||||
*
|
||||
* This program is free software; you can redistribute it and/or modify
|
||||
* it under the terms of the GNU General Public License version 2 as
|
||||
* published by the Free Software Foundationr
|
||||
*/
|
||||
|
||||
#ifndef EXYNOS_REGS_DECON_H
|
||||
#define EXYNOS_REGS_DECON_H
|
||||
|
||||
/* Exynos543X DECON */
|
||||
#define DECON_VIDCON0 0x0000
|
||||
#define DECON_VIDOUTCON0 0x0010
|
||||
#define DECON_WINCONx(n) (0x0020 + ((n) * 4))
|
||||
#define DECON_VIDOSDxH(n) (0x0080 + ((n) * 4))
|
||||
#define DECON_SHADOWCON 0x00A0
|
||||
#define DECON_VIDOSDxA(n) (0x00B0 + ((n) * 0x20))
|
||||
#define DECON_VIDOSDxB(n) (0x00B4 + ((n) * 0x20))
|
||||
#define DECON_VIDOSDxC(n) (0x00B8 + ((n) * 0x20))
|
||||
#define DECON_VIDOSDxD(n) (0x00BC + ((n) * 0x20))
|
||||
#define DECON_VIDOSDxE(n) (0x00C0 + ((n) * 0x20))
|
||||
#define DECON_VIDW0xADD0B0(n) (0x0150 + ((n) * 0x10))
|
||||
#define DECON_VIDW0xADD0B1(n) (0x0154 + ((n) * 0x10))
|
||||
#define DECON_VIDW0xADD0B2(n) (0x0158 + ((n) * 0x10))
|
||||
#define DECON_VIDW0xADD1B0(n) (0x01A0 + ((n) * 0x10))
|
||||
#define DECON_VIDW0xADD1B1(n) (0x01A4 + ((n) * 0x10))
|
||||
#define DECON_VIDW0xADD1B2(n) (0x01A8 + ((n) * 0x10))
|
||||
#define DECON_VIDW0xADD2(n) (0x0200 + ((n) * 4))
|
||||
#define DECON_LOCALxSIZE(n) (0x0214 + ((n) * 4))
|
||||
#define DECON_VIDINTCON0 0x0220
|
||||
#define DECON_VIDINTCON1 0x0224
|
||||
#define DECON_WxKEYCON0(n) (0x0230 + ((n - 1) * 8))
|
||||
#define DECON_WxKEYCON1(n) (0x0234 + ((n - 1) * 8))
|
||||
#define DECON_WxKEYALPHA(n) (0x0250 + ((n - 1) * 4))
|
||||
#define DECON_WINxMAP(n) (0x0270 + ((n) * 4))
|
||||
#define DECON_QOSLUT07_00 0x02C0
|
||||
#define DECON_QOSLUT15_08 0x02C4
|
||||
#define DECON_QOSCTRL 0x02C8
|
||||
#define DECON_BLENDERQx(n) (0x0300 + ((n - 1) * 4))
|
||||
#define DECON_BLENDCON 0x0310
|
||||
#define DECON_OPE_VIDW0xADD0(n) (0x0400 + ((n) * 4))
|
||||
#define DECON_OPE_VIDW0xADD1(n) (0x0414 + ((n) * 4))
|
||||
#define DECON_FRAMEFIFO_REG7 0x051C
|
||||
#define DECON_FRAMEFIFO_REG8 0x0520
|
||||
#define DECON_FRAMEFIFO_STATUS 0x0524
|
||||
#define DECON_CMU 0x1404
|
||||
#define DECON_UPDATE 0x1410
|
||||
#define DECON_UPDATE_SCHEME 0x1438
|
||||
#define DECON_VIDCON1 0x2000
|
||||
#define DECON_VIDCON2 0x2004
|
||||
#define DECON_VIDCON3 0x2008
|
||||
#define DECON_VIDCON4 0x200C
|
||||
#define DECON_VIDTCON2 0x2028
|
||||
#define DECON_FRAME_SIZE 0x2038
|
||||
#define DECON_LINECNT_OP_THRESHOLD 0x203C
|
||||
#define DECON_TRIGCON 0x2040
|
||||
#define DECON_TRIGSKIP 0x2050
|
||||
#define DECON_CRCRDATA 0x20B0
|
||||
#define DECON_CRCCTRL 0x20B4
|
||||
|
||||
/* Exynos5430 DECON */
|
||||
#define DECON_VIDTCON0 0x2020
|
||||
#define DECON_VIDTCON1 0x2024
|
||||
|
||||
/* Exynos5433 DECON */
|
||||
#define DECON_VIDTCON00 0x2010
|
||||
#define DECON_VIDTCON01 0x2014
|
||||
#define DECON_VIDTCON10 0x2018
|
||||
#define DECON_VIDTCON11 0x201C
|
||||
|
||||
/* Exynos543X DECON Internal */
|
||||
#define DECON_W013DSTREOCON 0x0320
|
||||
#define DECON_W233DSTREOCON 0x0324
|
||||
#define DECON_FRAMEFIFO_REG0 0x0500
|
||||
#define DECON_ENHANCER_CTRL 0x2100
|
||||
|
||||
/* Exynos543X DECON TV */
|
||||
#define DECON_VCLKCON0 0x0014
|
||||
#define DECON_VIDINTCON2 0x0228
|
||||
#define DECON_VIDINTCON3 0x022C
|
||||
|
||||
/* VIDCON0 */
|
||||
#define VIDCON0_SWRESET (1 << 28)
|
||||
#define VIDCON0_STOP_STATUS (1 << 2)
|
||||
#define VIDCON0_ENVID (1 << 1)
|
||||
#define VIDCON0_ENVID_F (1 << 0)
|
||||
|
||||
/* VIDOUTCON0 */
|
||||
#define VIDOUT_LCD_ON (1 << 24)
|
||||
#define VIDOUT_IF_F_MASK (0x3 << 20)
|
||||
#define VIDOUT_RGB_IF (0x0 << 20)
|
||||
#define VIDOUT_COMMAND_IF (0x2 << 20)
|
||||
|
||||
/* WINCONx */
|
||||
#define WINCONx_HAWSWP_F (1 << 16)
|
||||
#define WINCONx_WSWP_F (1 << 15)
|
||||
#define WINCONx_BURSTLEN_MASK (0x3 << 10)
|
||||
#define WINCONx_BURSTLEN_16WORD (0x0 << 10)
|
||||
#define WINCONx_BURSTLEN_8WORD (0x1 << 10)
|
||||
#define WINCONx_BURSTLEN_4WORD (0x2 << 10)
|
||||
#define WINCONx_BLD_PIX_F (1 << 6)
|
||||
#define WINCONx_BPPMODE_MASK (0xf << 2)
|
||||
#define WINCONx_BPPMODE_16BPP_565 (0x5 << 2)
|
||||
#define WINCONx_BPPMODE_16BPP_A1555 (0x6 << 2)
|
||||
#define WINCONx_BPPMODE_16BPP_I1555 (0x7 << 2)
|
||||
#define WINCONx_BPPMODE_24BPP_888 (0xb << 2)
|
||||
#define WINCONx_BPPMODE_24BPP_A1887 (0xc << 2)
|
||||
#define WINCONx_BPPMODE_25BPP_A1888 (0xd << 2)
|
||||
#define WINCONx_BPPMODE_32BPP_A8888 (0xd << 2)
|
||||
#define WINCONx_BPPMODE_16BPP_A4444 (0xe << 2)
|
||||
#define WINCONx_ALPHA_SEL_F (1 << 1)
|
||||
#define WINCONx_ENWIN_F (1 << 0)
|
||||
|
||||
/* SHADOWCON */
|
||||
#define SHADOWCON_Wx_PROTECT(n) (1 << (10 + (n)))
|
||||
|
||||
/* VIDOSDxD */
|
||||
#define VIDOSD_Wx_ALPHA_R_F(n) (((n) & 0xff) << 16)
|
||||
#define VIDOSD_Wx_ALPHA_G_F(n) (((n) & 0xff) << 8)
|
||||
#define VIDOSD_Wx_ALPHA_B_F(n) (((n) & 0xff) << 0)
|
||||
|
||||
/* VIDINTCON0 */
|
||||
#define VIDINTCON0_FRAMEDONE (1 << 17)
|
||||
#define VIDINTCON0_INTFRMEN (1 << 12)
|
||||
#define VIDINTCON0_INTEN (1 << 0)
|
||||
|
||||
/* VIDINTCON1 */
|
||||
#define VIDINTCON1_INTFRMDONEPEND (1 << 2)
|
||||
#define VIDINTCON1_INTFRMPEND (1 << 1)
|
||||
#define VIDINTCON1_INTFIFOPEND (1 << 0)
|
||||
|
||||
/* DECON_CMU */
|
||||
#define CMU_CLKGAGE_MODE_SFR_F (1 << 1)
|
||||
#define CMU_CLKGAGE_MODE_MEM_F (1 << 0)
|
||||
|
||||
/* DECON_UPDATE */
|
||||
#define STANDALONE_UPDATE_F (1 << 0)
|
||||
|
||||
/* DECON_VIDTCON00 */
|
||||
#define VIDTCON00_VBPD_F(x) (((x) & 0xfff) << 16)
|
||||
#define VIDTCON00_VFPD_F(x) ((x) & 0xfff)
|
||||
|
||||
/* DECON_VIDTCON01 */
|
||||
#define VIDTCON01_VSPW_F(x) (((x) & 0xfff) << 16)
|
||||
|
||||
/* DECON_VIDTCON10 */
|
||||
#define VIDTCON10_HBPD_F(x) (((x) & 0xfff) << 16)
|
||||
#define VIDTCON10_HFPD_F(x) ((x) & 0xfff)
|
||||
|
||||
/* DECON_VIDTCON11 */
|
||||
#define VIDTCON11_HSPW_F(x) (((x) & 0xfff) << 16)
|
||||
|
||||
/* DECON_VIDTCON2 */
|
||||
#define VIDTCON2_LINEVAL(x) (((x) & 0xfff) << 16)
|
||||
#define VIDTCON2_HOZVAL(x) ((x) & 0xfff)
|
||||
|
||||
/* TRIGCON */
|
||||
#define TRIGCON_TRIGEN_PER_F (1 << 31)
|
||||
#define TRIGCON_TRIGEN_F (1 << 30)
|
||||
#define TRIGCON_TE_AUTO_MASK (1 << 29)
|
||||
#define TRIGCON_SWTRIGCMD (1 << 1)
|
||||
#define TRIGCON_SWTRIGEN (1 << 0)
|
||||
|
||||
#endif /* EXYNOS_REGS_DECON_H */
|
||||
Loading…
Reference in New Issue