phy: qcom-qmp-pcie: Fix sm8450_qmp_gen4x2_pcie_pcs_tbl[] register names
[ Upstream commit883aebf6e1
] sm8450_qmp_gen4x2_pcie_pcs_tbl[] contains the init sequence for PCS registers of QMP PHY v5.20. So use the v5.20 specific register names. Only major change is the rename of PCS_EQ_CONFIG{2/3} registers to PCS_EQ_CONFIG{4/5}. Fixes:2c91bf6bf2
("phy: qcom-qmp: Add SM8450 PCIe1 PHY support") Signed-off-by: Manivannan Sadhasivam <manivannan.sadhasivam@linaro.org> Link: https://lore.kernel.org/r/20221102081835.41892-2-manivannan.sadhasivam@linaro.org Signed-off-by: Vinod Koul <vkoul@kernel.org> Signed-off-by: Sasha Levin <sashal@kernel.org>
This commit is contained in:
parent
c5ca087f47
commit
cf66351484
|
@ -1292,10 +1292,10 @@ static const struct qmp_phy_init_tbl sm8450_qmp_gen4x2_pcie_rx_tbl[] = {
|
||||||
};
|
};
|
||||||
|
|
||||||
static const struct qmp_phy_init_tbl sm8450_qmp_gen4x2_pcie_pcs_tbl[] = {
|
static const struct qmp_phy_init_tbl sm8450_qmp_gen4x2_pcie_pcs_tbl[] = {
|
||||||
QMP_PHY_INIT_CFG(QPHY_V5_PCS_EQ_CONFIG2, 0x16),
|
QMP_PHY_INIT_CFG(QPHY_V5_20_PCS_EQ_CONFIG4, 0x16),
|
||||||
QMP_PHY_INIT_CFG(QPHY_V5_PCS_EQ_CONFIG3, 0x22),
|
QMP_PHY_INIT_CFG(QPHY_V5_20_PCS_EQ_CONFIG5, 0x22),
|
||||||
QMP_PHY_INIT_CFG(QPHY_V5_PCS_G3S2_PRE_GAIN, 0x2e),
|
QMP_PHY_INIT_CFG(QPHY_V5_20_PCS_G3S2_PRE_GAIN, 0x2e),
|
||||||
QMP_PHY_INIT_CFG(QPHY_V5_PCS_RX_SIGDET_LVL, 0x99),
|
QMP_PHY_INIT_CFG(QPHY_V5_20_PCS_RX_SIGDET_LVL, 0x99),
|
||||||
};
|
};
|
||||||
|
|
||||||
static const struct qmp_phy_init_tbl sm8450_qmp_gen4x2_pcie_pcs_misc_tbl[] = {
|
static const struct qmp_phy_init_tbl sm8450_qmp_gen4x2_pcie_pcs_misc_tbl[] = {
|
||||||
|
|
|
@ -0,0 +1,14 @@
|
||||||
|
/* SPDX-License-Identifier: GPL-2.0 */
|
||||||
|
/*
|
||||||
|
* Copyright (c) 2022, Linaro Ltd.
|
||||||
|
*/
|
||||||
|
|
||||||
|
#ifndef QCOM_PHY_QMP_PCS_V5_20_H_
|
||||||
|
#define QCOM_PHY_QMP_PCS_V5_20_H_
|
||||||
|
|
||||||
|
#define QPHY_V5_20_PCS_G3S2_PRE_GAIN 0x170
|
||||||
|
#define QPHY_V5_20_PCS_RX_SIGDET_LVL 0x188
|
||||||
|
#define QPHY_V5_20_PCS_EQ_CONFIG4 0x1e0
|
||||||
|
#define QPHY_V5_20_PCS_EQ_CONFIG5 0x1e4
|
||||||
|
|
||||||
|
#endif
|
|
@ -38,6 +38,7 @@
|
||||||
#include "phy-qcom-qmp-pcs-pcie-v4_20.h"
|
#include "phy-qcom-qmp-pcs-pcie-v4_20.h"
|
||||||
|
|
||||||
#include "phy-qcom-qmp-pcs-v5.h"
|
#include "phy-qcom-qmp-pcs-v5.h"
|
||||||
|
#include "phy-qcom-qmp-pcs-v5_20.h"
|
||||||
#include "phy-qcom-qmp-pcs-pcie-v5.h"
|
#include "phy-qcom-qmp-pcs-pcie-v5.h"
|
||||||
#include "phy-qcom-qmp-pcs-usb-v5.h"
|
#include "phy-qcom-qmp-pcs-usb-v5.h"
|
||||||
#include "phy-qcom-qmp-pcs-ufs-v5.h"
|
#include "phy-qcom-qmp-pcs-ufs-v5.h"
|
||||||
|
|
Loading…
Reference in New Issue